{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1010000782006892813.json","@type":"Article","resourceType":"学術雑誌論文(journal article)","dc:title":[{"@language":"ja","@value":"Interface engineering by PVD-based in situ fabrication method for advanced metal/high-k gate stacks"}],"publication":{"prism:publicationName":[{"@language":"ja","@value":"ECS Transactions 6"}],"prism:publicationDate":"2007","prism:startingPage":"71","prism:endingPage":"85"},"reviewed":"true","project":[{"@id":"https://cir.nii.ac.jp/crid/1040000782006892800","@type":"Project","projectIdentifier":[{"@type":"KAKEN","@value":"19019010"},{"@type":"JGN","@value":"JP19019010"},{"@type":"URI","@value":"https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-19019010/"}],"notation":[{"@language":"ja","@value":"原子制御プロセスによる超薄MOS構造の作製とその伝導特性および界面物性の解析"}]}],"dataSourceIdentifier":[{"@type":"KAKEN","@value":"PRODUCT-11316196"}]}