{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1050845762814115456.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"URI","@value":"https://ipsj.ixsq.nii.ac.jp/records/11626"}},{"identifier":{"@type":"NDL_BIB_ID","@value":"6161354"}},{"identifier":{"@type":"URI","@value":"http://id.ndl.go.jp/bib/6161354"}},{"identifier":{"@type":"URI","@value":"https://ndlsearch.ndl.go.jp/books/R000000004-I6161354"}},{"identifier":{"@type":"NAID","@value":"110002726344"}}],"resourceType":"学術雑誌論文(journal article)","dc:title":[{"@value":"携帯端末用低消費電力H.263 Version 2 コーデックコアのVLSI化設計"},{"@language":"en","@value":"Low Power Implementation of H.263 Version 2 Codec Core Dedicated to Mobile Computing"},{"@language":"ja-Kana","@value":"ケイタイ タンマツヨウ テイショウヒ デンリョク H 263 Version 2 コーデックコア ノ VLSIカ セッケイ"}],"dcterms:alternative":[{"@value":"設計事例"}],"dc:language":"ja","description":[{"type":"Other","notation":[{"@value":"本論文では，小面積H.263 Version 2コーデックのVLSIアーキテクチャとその実装結果に関して記述する．1998年勧告されたH.263 Version2は，既存のH.263に比べ，圧縮率の向上に効果のあるいくつかのオプションを含んでいる．H.263は携帯用途での利用が期待されているが，このH.263 Version 2に特化した専用回路による実装報告例はない．本論文は，そのオプションの中でも比較的ハードウェア規模が少なく，画質向上の大きい，レベル1のオプションを中心とした実装について考察する．実装したレベル1オプションのうち，拡張INTRA符号化モードとデブロッキングフィルタモードに関しては，必要とする機能を可能な限り1モジュールに集積することにより，オプションモードの追加や削減が，該当するモジュールの追加や削減によって実現できるようになったため，応用に応じてハードウェアが容易にカスタム化できる構成となっている．提案したアーキテクチャをVLSI化設計した結果，374 440個のトランジスタを使用し，25MHz動作時に30fps/QCIFの処理速度が実現可能となった．"}]},{"type":"Other","notation":[{"@value":"In this paper a low power architecture is described for H.263 Version2 codec, which is an extension of the H.263 baseline with 12negotiable modes added to improve the coding performance and toenhance the error resilience. Our implementation is concentrated onthe following 4 modes of the lowest complexity dedicatedly for the mobilecomputing; Advanced INTRA Coding Mode, Deblocking Filter Mode,Modified Quantization Mode, and Supplemental Enhanced Information Mode.Implementation results are also shown to demonstrate that these 4modes have been attained by adding a few area to the H.263 baselineversion."}]}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1420282801205006848","@type":"Researcher","personIdentifier":[{"@type":"KAKEN_RESEARCHERS","@value":"10380130"},{"@type":"NRID","@value":"1000010380130"},{"@type":"NRID","@value":"9000006359164"},{"@type":"NRID","@value":"9000311503552"},{"@type":"NRID","@value":"9000402384797"},{"@type":"NRID","@value":"9000018852671"},{"@type":"NRID","@value":"9000365044504"},{"@type":"NRID","@value":"9000279644445"},{"@type":"NRID","@value":"9000004352967"},{"@type":"NRID","@value":"9000283354494"},{"@type":"NRID","@value":"9000412274830"},{"@type":"NRID","@value":"9000411103231"},{"@type":"NRID","@value":"9000375905468"},{"@type":"NRID","@value":"9000300212058"},{"@type":"NRID","@value":"9000018527668"},{"@type":"NRID","@value":"9000412274827"},{"@type":"NRID","@value":"9000021272496"},{"@type":"NRID","@value":"9000309571024"},{"@type":"NRID","@value":"9000413566310"},{"@type":"NRID","@value":"9000021308418"},{"@type":"NRID","@value":"9000345287801"},{"@type":"NRID","@value":"9000021343293"},{"@type":"NRID","@value":"9000257861488"},{"@type":"NRID","@value":"9000402437513"},{"@type":"NRID","@value":"9000292181907"},{"@type":"RESEARCHMAP","@value":"https://researchmap.jp/read0119895"}],"foaf:name":[{"@value":"宋天"},{"@value":"藤田, 玄"},{"@value":"尾上, 孝雄"},{"@value":"白川, 功"}]},{"@id":"https://cir.nii.ac.jp/crid/1070020840131772288","@type":"Researcher","foaf:name":[{"@value":"Tian, Song"},{"@value":"Gen, Fujita"},{"@value":"Takao, Onoye"},{"@value":"Isao, Shirakawa"}]}],"publication":{"publicationIdentifier":[{"@type":"ISSN","@value":"18827764"},{"@type":"NDL_BIB_ID","@value":"000000031995"},{"@type":"ISSN","@value":"03875806"},{"@type":"LISSN","@value":"03875806"},{"@type":"NCID","@value":"AN00116647"}],"prism:publicationName":[{"@value":"情報処理学会論文誌"}],"dc:publisher":[{"@value":"東京 : 情報処理学会"}],"prism:publicationDate":"2002-05-15","prism:volume":"43","prism:number":"5","prism:startingPage":"1161","prism:endingPage":"1170"},"url":[{"@id":"https://ipsj.ixsq.nii.ac.jp/records/11626"},{"@id":"http://id.ndl.go.jp/bib/6161354"},{"@id":"https://ndlsearch.ndl.go.jp/books/R000000004-I6161354"},{"@id":"http://id.nii.ac.jp/1001/00011626/"}],"foaf:topic":[{"@id":"https://cir.nii.ac.jp/all?q=%E7%89%B9%E9%9B%86%EF%BC%9A%E3%82%B7%E3%82%B9%E3%83%86%E3%83%A0LSI%E3%81%AE%E8%A8%AD%E8%A8%88%E6%8A%80%E8%A1%93%E3%81%A8%E8%A8%AD%E8%A8%88%E8%87%AA%E5%8B%95%E5%8C%96","dc:title":"特集：システムLSIの設計技術と設計自動化"}],"dcterms:subject":[{"subjectScheme":"Other","notation":[{"@value":"特集：システムLSIの設計技術と設計自動化"}]}],"relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1520009410279699840","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"階層画素情報を用いた動画像における動き量検出方式"},{"@language":"ja-Kana","@value":"カイソウ ガソ ジョウホウ オ モチイタ ドウガゾウ ニ オケル ウゴキリョウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1570009749755721600","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"VLIW processor for multimedia applications"}]},{"@id":"https://cir.nii.ac.jp/crid/1570291224547442176","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A high accuracy predictive logarithmic motion estimation algorithm for video coding"}]},{"@id":"https://cir.nii.ac.jp/crid/1570291224732429056","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"H.263 mobile video codec based on a low power consumption digital signal processor"}]},{"@id":"https://cir.nii.ac.jp/crid/1570291224732430336","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A programmable audio/video processor for H.320, H.324 and MPEG"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854176704257792","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A 100-MHz 2-D discrete cosine transform core processor"}]},{"@id":"https://cir.nii.ac.jp/crid/1571135649662562304","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"The trimedia TM-1 PCI VLIW media processor"}]},{"@id":"https://cir.nii.ac.jp/crid/1571417124639276928","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Terminal for low bitrate multimedia communication"}]},{"@id":"https://cir.nii.ac.jp/crid/1571698599615983616","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A 60 MHz 240 mW MPEG-4 video-phone LSI with 16 Mb embeded DRAM"}]},{"@id":"https://cir.nii.ac.jp/crid/1571698600758169216","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Signal-chip H.324 video conferencing"}]},{"@id":"https://cir.nii.ac.jp/crid/1571698601656237952","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"H.263+ : Video Coding at Low Bit Rate"}]},{"@id":"https://cir.nii.ac.jp/crid/1571980076627567360","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A 200MHz 13mm 2-D DCT macrocell using senseamplifying pipline flip-flop scheme"}]},{"@id":"https://cir.nii.ac.jp/crid/1571980077247563520","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A VLSI Architecture for Motion Estimation Core Dedicated to H.263 Video Coding"}]},{"@id":"https://cir.nii.ac.jp/crid/1572543024546381184","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A DCT/IDCT architecture for MPEG2 vido encoder LSI"}]},{"@id":"https://cir.nii.ac.jp/crid/1573105974314552448","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A block matching algorithm with 16:1 subsampling and its hardware design"}]},{"@id":"https://cir.nii.ac.jp/crid/1573105974499536640","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Video coding for low bitrate communication"}]},{"@id":"https://cir.nii.ac.jp/crid/1573668924452960768","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A 90 mW MPEG-4 video codec LSI with the capability for core profile"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950398819041152","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Motion compensated interframe coding for video-conferencing"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950399429672064","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Low power implementation of H.263 codec core dedicated to mobile computing"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950399429939328","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"VLSI implementation of DCT/IDCT core for H.263 video coding"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950400930948480","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A DSP for DCT-based and wavelet-based video CODEC's for consumer applications"}]},{"@id":"https://cir.nii.ac.jp/crid/1574231874406648448","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Video codec test model near-term version8 (TMN 8), Release 0"}]},{"@id":"https://cir.nii.ac.jp/crid/1574231876435918336","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"VLSI implementation of inverse discrete cosine transformer and motion compensator for MPEG 2 HDTV video decoding"}]}],"dataSourceIdentifier":[{"@type":"IRDB","@value":"oai:irdb.nii.ac.jp:02902:0003106516"},{"@type":"NDL_SEARCH","@value":"oai:ndlsearch.ndl.go.jp:R000000004-I6161354"},{"@type":"CIA","@value":"110002726344"}]}