{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1050845763841143680.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"HDL","@value":"http://hdl.handle.net/10228/00006279"}},{"identifier":{"@type":"URI","@value":"https://kyutech.repo.nii.ac.jp/records/5067"}},{"identifier":{"@type":"URI","@value":"https://hiroshima-cu.repo.nii.ac.jp/records/1265"}},{"identifier":{"@type":"NDL_BIB_ID","@value":"6872391"}},{"identifier":{"@type":"URI","@value":"http://id.ndl.go.jp/bib/6872391"}},{"identifier":{"@type":"URI","@value":"https://ndlsearch.ndl.go.jp/books/R000000004-I6872391"}},{"identifier":{"@type":"NAID","@value":"110003171307"}}],"resourceType":"学術雑誌論文(journal article)","dc:title":[{"@language":"ja","@value":"論理回路に対するテストコスト削減法―テストデータ量及びテスト実行時間の削減―"},{"@language":"en","@value":"Test Cost Reduction for Logic Circuits——Reduction of Test Data Volume and Test Application Time——"},{"@language":"ja-Kana","@value":"ロンリ カイロ ニ タイスル テストコスト サクゲンホウ テストデータリョウ オヨビ テスト ジッコウ ジカン ノ サクゲン"}],"dc:language":"ja","description":[{"type":"Abstract","notation":[{"@language":"ja","@value":"論理回路の大規模化とともに,テストコストの増大が深刻な問題となっている.特に大規模な論理回路では,テストデータ量やテスト実行時間の削減が,テストコスト削減の重要な課題である.本論文では,高い故障検出率のテストパターンをできるだけ少ないテストベクトル数で実現するためのテストコンパクション技術,付加ハードウェアによるテストデータの展開・伸長を前提に圧縮を行うテストコンプレッション技術,及び,スキャン設計回路におけるテスト実行時間削減技術について概説する."}]}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1420845751150446720","@type":"Researcher","personIdentifier":[{"@type":"KAKEN_RESEARCHERS","@value":"40304654"},{"@type":"NRID","@value":"1000040304654"},{"@type":"NRID","@value":"9000345335407"},{"@type":"NRID","@value":"9000004788255"},{"@type":"NRID","@value":"9000404298825"},{"@type":"NRID","@value":"9000414498805"},{"@type":"NRID","@value":"9000404328797"},{"@type":"NRID","@value":"9000315143765"},{"@type":"NRID","@value":"9000021042735"},{"@type":"NRID","@value":"9000404294663"},{"@type":"NRID","@value":"9000404257061"},{"@type":"NRID","@value":"9000241455929"},{"@type":"NRID","@value":"9000365542144"},{"@type":"NRID","@value":"9000375905617"},{"@type":"NRID","@value":"9000404294617"},{"@type":"NRID","@value":"9000405849462"},{"@type":"NRID","@value":"9000404299158"},{"@type":"NRID","@value":"9000404266240"},{"@type":"NRID","@value":"9000017710986"},{"@type":"NRID","@value":"9000404243181"},{"@type":"NRID","@value":"9000404297537"},{"@type":"NRID","@value":"9000404261501"},{"@type":"NRID","@value":"9000404241964"},{"@type":"NRID","@value":"9000404243318"},{"@type":"NRID","@value":"9000021178823"},{"@type":"NRID","@value":"9000410903839"},{"@type":"NRID","@value":"9000004974633"},{"@type":"NRID","@value":"9000404263022"},{"@type":"NRID","@value":"9000273009716"},{"@type":"NRID","@value":"9000404248596"},{"@type":"NRID","@value":"9000404297533"},{"@type":"NRID","@value":"9000404299153"},{"@type":"NRID","@value":"9000410627828"},{"@type":"NRID","@value":"9000263065872"},{"@type":"NRID","@value":"9000316693907"},{"@type":"NRID","@value":"9000404295312"},{"@type":"NRID","@value":"9000004869513"},{"@type":"NRID","@value":"9000404270751"},{"@type":"RESEARCHMAP","@value":"https://researchmap.jp/read0056197"}],"foaf:name":[{"@language":"ja","@value":"樋上, 喜信"},{"@language":"en","@value":"Higami, Yoshinobu"}]},{"@id":"https://cir.nii.ac.jp/crid/1030003658434193665","@type":"Researcher","personIdentifier":[{"@type":"KAKEN_RESEARCHERS","@value":"80252592"},{"@type":"NRID","@value":"1000080252592"},{"@type":"NRID","@value":"9000019961840"},{"@type":"NRID","@value":"9000406034645"},{"@type":"NRID","@value":"9000403586592"},{"@type":"NRID","@value":"9000412107787"},{"@type":"NRID","@value":"9000406226437"},{"@type":"NRID","@value":"9000403576524"},{"@type":"NRID","@value":"9000016492515"},{"@type":"NRID","@value":"9000406034638"},{"@type":"NRID","@value":"9000406304373"},{"@type":"NRID","@value":"9000020388933"},{"@type":"NRID","@value":"9000406226432"},{"@type":"NRID","@value":"9000412107905"},{"@type":"NRID","@value":"9000019973092"},{"@type":"NRID","@value":"9000406304435"},{"@type":"NRID","@value":"9000403586604"},{"@type":"NRID","@value":"9000403586609"},{"@type":"NRID","@value":"9000020788480"},{"@type":"NRID","@value":"9000406034633"},{"@type":"NRID","@value":"9000403576514"},{"@type":"NRID","@value":"9000412107842"},{"@type":"NRID","@value":"9000406304446"},{"@type":"NRID","@value":"9000403586617"},{"@type":"NRID","@value":"9000265257454"},{"@type":"NRID","@value":"9000412107856"},{"@type":"NRID","@value":"9000406226403"},{"@type":"NRID","@value":"9000406304385"},{"@type":"NRID","@value":"9000403586622"},{"@type":"NRID","@value":"9000412107897"},{"@type":"NRID","@value":"9000412107868"},{"@type":"NRID","@value":"9000406304461"},{"@type":"NRID","@value":"9000406304428"},{"@type":"NRID","@value":"9000406304415"},{"@type":"NRID","@value":"9000360557128"},{"@type":"NRID","@value":"9000345194916"},{"@type":"NRID","@value":"9000406304366"},{"@type":"NRID","@value":"9000023734455"},{"@type":"NRID","@value":"9000362203681"},{"@type":"NRID","@value":"9000406034647"},{"@type":"NRID","@value":"9000403586613"}],"foaf:name":[{"@language":"ja","@value":"梶原, 誠司"},{"@language":"en","@value":"Kajihara, Seiji"},{"@language":"ja-Kana","@value":"カジハラ, セイジ"}]},{"@id":"https://cir.nii.ac.jp/crid/1420845751140553600","@type":"Researcher","personIdentifier":[{"@type":"KAKEN_RESEARCHERS","@value":"50326427"},{"@type":"NRID","@value":"1000050326427"},{"@type":"NRID","@value":"9000004869537"},{"@type":"NRID","@value":"9000004806562"},{"@type":"NRID","@value":"9000356549003"},{"@type":"NRID","@value":"9000404305662"},{"@type":"NRID","@value":"9000020762986"},{"@type":"NRID","@value":"9000404247541"},{"@type":"NRID","@value":"9000404236907"},{"@type":"NRID","@value":"9000404300714"},{"@type":"NRID","@value":"9000410903842"},{"@type":"NRID","@value":"9000018593118"},{"@type":"NRID","@value":"9000021538099"},{"@type":"NRID","@value":"9000404288945"},{"@type":"NRID","@value":"9000404229863"},{"@type":"NRID","@value":"9000404225355"},{"@type":"NRID","@value":"9000410149516"},{"@type":"NRID","@value":"9000404229897"},{"@type":"NRID","@value":"9000404223968"},{"@type":"RESEARCHMAP","@value":"https://researchmap.jp/read0054770"}],"foaf:name":[{"@language":"ja","@value":"市原, 英行"},{"@language":"en","@value":"Ichihara, Hideyuki"}]},{"@id":"https://cir.nii.ac.jp/crid/1030285133298249858","@type":"Researcher","personIdentifier":[{"@type":"KAKEN_RESEARCHERS","@value":"80039255"},{"@type":"NRID","@value":"1000080039255"},{"@type":"NRID","@value":"9000003270917"},{"@type":"NRID","@value":"9000004147175"},{"@type":"NRID","@value":"9000345434753"},{"@type":"NRID","@value":"9000006394312"},{"@type":"NRID","@value":"9000004743564"},{"@type":"NRID","@value":"9000404257062"},{"@type":"NRID","@value":"9000003418779"},{"@type":"NRID","@value":"9000398295781"},{"@type":"NRID","@value":"9000002329727"},{"@type":"NRID","@value":"9000002532595"},{"@type":"NRID","@value":"9000004803733"},{"@type":"NRID","@value":"9000003282442"},{"@type":"NRID","@value":"9000004802074"},{"@type":"NRID","@value":"9000016843612"},{"@type":"NRID","@value":"9000404270181"},{"@type":"RESEARCHMAP","@value":"https://researchmap.jp/read0171337"}],"foaf:name":[{"@language":"ja","@value":"高松, 雄三"},{"@language":"en","@value":"Takamatsu, Yuzo"}]}],"publication":{"publicationIdentifier":[{"@type":"PISSN","@value":"09151915"},{"@type":"ISSN","@value":"09151915"},{"@type":"NDL_BIB_ID","@value":"000000066508"},{"@type":"LISSN","@value":"09151915"},{"@type":"NCID","@value":"AA11341020"}],"prism:publicationName":[{"@language":"ja","@value":"電子情報通信学会論文誌. D-I, 情報・システム, I-情報処理"}],"dc:publisher":[{"@value":"電子情報通信学会"}],"prism:publicationDate":"2004-03-01","prism:volume":"J87-D-1","prism:number":"3","prism:startingPage":"291","prism:endingPage":"307"},"dc:rights":["一般社団法人電子情報通信学会"],"url":[{"@id":"https://kyutech.repo.nii.ac.jp/records/5067"},{"@id":"https://hiroshima-cu.repo.nii.ac.jp/records/1265"},{"@id":"http://id.ndl.go.jp/bib/6872391"},{"@id":"https://ndlsearch.ndl.go.jp/books/R000000004-I6872391"},{"@id":"http://harp.lib.hiroshima-u.ac.jp/hiroshima-cu/metadata/4751"},{"@id":"http://hdl.handle.net/10228/00006279"}],"foaf:topic":[{"@id":"https://cir.nii.ac.jp/all?q=%E8%AB%96%E7%90%86%E5%9B%9E%E8%B7%AF","dc:title":"論理回路"},{"@id":"https://cir.nii.ac.jp/all?q=%E3%83%86%E3%82%B9%E3%83%88%E3%82%B3%E3%82%B9%E3%83%88","dc:title":"テストコスト"},{"@id":"https://cir.nii.ac.jp/all?q=%E3%83%86%E3%82%B9%E3%83%88%E3%82%B3%E3%83%B3%E3%83%91%E3%82%AF%E3%82%B7%E3%83%A7%E3%83%B3","dc:title":"テストコンパクション"},{"@id":"https://cir.nii.ac.jp/all?q=%E3%83%86%E3%82%B9%E3%83%88%E3%82%B3%E3%83%B3%E3%83%97%E3%83%AC%E3%83%83%E3%82%B7%E3%83%A7%E3%83%B3","dc:title":"テストコンプレッション"},{"@id":"https://cir.nii.ac.jp/all?q=%E3%83%86%E3%82%B9%E3%83%88%E5%AE%9F%E8%A1%8C%E6%99%82%E9%96%93%E5%89%8A%E6%B8%9B","dc:title":"テスト実行時間削減"}],"dcterms:subject":[{"subjectScheme":"Other","notation":[{"@value":"論理回路"}]},{"subjectScheme":"Other","notation":[{"@value":"テストコスト"}]},{"subjectScheme":"Other","notation":[{"@value":"テストコンパクション"}]},{"subjectScheme":"Other","notation":[{"@value":"テストコンプレッション"}]},{"subjectScheme":"Other","notation":[{"@value":"テスト実行時間削減"}]}],"relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1050282812861899136","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"リセット機能を持つ順序回路に対するテスト系列圧縮法"},{"@language":"en","@value":"Test Sequence Compaction Method for Sequential Circuits with Reset States"},{"@language":"ja-Kana","@value":"リセット キノウ オ モツ ジュンジョ カイロ ニ タイスル テスト ケイレツ アッシュクホウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1050578061483480320","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"時間展開モデルを用いた無閉路順序回路のテスト系列圧縮方法"},{"@language":"en","@value":"Test Sequence Compaction Methods for Acyclic Sequential Circuits Using a Time Expansion Model"},{"@language":"ja-Kana","@value":"ジカン テンカイ モデル オ モチイタ ムヘイロ ジュンジョ カイロ ノ テスト ケイレツ アッシュク ホウホウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1050845762812668928","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"組合せ回路および順序回路に対する検出・非検出情報に基づく診断用テスト圧縮法"},{"@language":"en","@value":"Compaction of Pass/Fail-based Diagnostic Test Vectors for Combinational and Sequential Circuits"},{"@language":"ja-Kana","@value":"クミアワセ カイロ オヨビ ジュンジョ カイロ ニ タイスル ケンシュツ ヒケンシュツ ジョウホウ ニ モトヅク シンダンヨウ テスト アッシュクホウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1360011144120920192","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1360292618790772096","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"System-on-a-chip test-data compression and decompression architectures based on Golomb codes"}]},{"@id":"https://cir.nii.ac.jp/crid/1361699994693242496","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"SOCRATES: a highly efficient automatic test pattern generation system"}]},{"@id":"https://cir.nii.ac.jp/crid/1362544419394967680","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers"}]},{"@id":"https://cir.nii.ac.jp/crid/1363107371345189504","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1520009410281795840","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"順序回路のブリッジ故障に対するIDDQテストのための静的なテスト系列圧縮法"},{"@language":"ja-Kana","@value":"ジュンジョ カイロ ノ ブリッジ コショウ ニ タイスル IDDQ テスト ノ タメ ノ セイテキ ナ テスト ケイレツ アッシュクホウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290882288502272","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"マルチメディアコアの展開機能を利用したテストデータ圧縮・展開"},{"@language":"ja-Kana","@value":"マルチメディアコア ノ テンカイ キノウ オ リヨウ シタ テストデータ アッシュク テンカイ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290882422667776","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"ハフマン符号に基づくテスト実行のためのテスト圧縮について"},{"@language":"ja-Kana","@value":"ハフマン フゴウ ニ モトヅク テスト ジッコウ ノ タメ ノ テスト アッシュク ニ ツイテ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520572358159078528","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"ATGおよびBIST技術を応用したテストコスト削減の新手法"},{"@language":"ja-Kana","@value":"ATG オヨビ BIST ギジュツ オ オウヨウ シタ テストコスト サクゲン ノ シン シュホウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520572358419378560","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"二重検出法に基づく故障シミュレーションの高速化について"},{"@language":"ja-Kana","@value":"2ジュウ ケンシュツホウ ニ モトヅク コショウ シミュレーション ノ コウソクカ ニ ツイテ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520853834436518656","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"マルチメディアコアの展開機能を利用したテストデータ圧縮・展開"},{"@language":"ja-Kana","@value":"マルチメディアコア ノ テンカイ キノウ オ リヨウ シタ テストデータ アッシュク テンカイ"}]},{"@id":"https://cir.nii.ac.jp/crid/1570009750219223680","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Generating small test sets for test compression/decompression scheme using statisitical coding"}]},{"@id":"https://cir.nii.ac.jp/crid/1570009750219224832","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A simple and efficient method for generating compact IDDQ test set for bridging faults"}]},{"@id":"https://cir.nii.ac.jp/crid/1570009750219225984","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Embedded deterministic test for low cost manufacturing test"}]},{"@id":"https://cir.nii.ac.jp/crid/1570009750219227776","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Test transformation to improve compaction by statistical encoding"}]},{"@id":"https://cir.nii.ac.jp/crid/1570009751784485376","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A study of IDDQ subset selection algorithms for bridging faults"}]},{"@id":"https://cir.nii.ac.jp/crid/1570009751795287296","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Test width compression for built-in self testing"}]},{"@id":"https://cir.nii.ac.jp/crid/1570291225195933952","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Fault models and test generation for IDDQ testing"}]},{"@id":"https://cir.nii.ac.jp/crid/1570291225195935360","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"On static compaction of test sequences for synchronous sequential circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1570291225195937792","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Acceralation techniques for dynamic vector compaction"}]},{"@id":"https://cir.nii.ac.jp/crid/1570291225195939328","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Partitioning and reordering techniques for static test sequence compaction of sequential circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1570572700172644992","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Test vector encoding using partial LFSR reseeding"}]},{"@id":"https://cir.nii.ac.jp/crid/1570572700172646400","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"An algorithm to reduce test application time in full scan designs"}]},{"@id":"https://cir.nii.ac.jp/crid/1570572700172648192","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Proptest : A property based test pattern generation for sequential circuits using test compaction"}]},{"@id":"https://cir.nii.ac.jp/crid/1570572701768215296","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Efficient techniques for reducing IDDQ observation time for sequential circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1570572701769140352","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"An approach for improving the levels of compaction achieved by vector omission"}]},{"@id":"https://cir.nii.ac.jp/crid/1570572702400811008","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"ja","@value":"トランジション故障に対するテストパターンの極小化手法について"},{"@language":"en","@value":"A Method of Minimal Test Patterns for Transition Faults"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854175149356032","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Test vector compression via statistical coding and dynamic compaction"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854175149357568","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A case study on the implementation of the Illiois scan architecture"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854175149358720","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A geometric-primitives-based compression scheme for testing system-on-a-chip"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854175149360384","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Selectable length partial scan : A method to reduce vector length"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854175149361664","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Diagnosis of automata failures : A calculus and a method"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854175149363584","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Test generation and dynamic compaction of tests"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854175831959168","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Simulation-based techniques for dynamic test sequence compaction"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854176184438528","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Efficient techniques for dynamic test sequence compaction"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854176341408000","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Algorithms to select IDDQ measurement points to detect bridging faults"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854176707569664","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Parity-scan design to reduce the cost of test application"}]},{"@id":"https://cir.nii.ac.jp/crid/1571135651701479680","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Using single input to support multiple scan chains"}]},{"@id":"https://cir.nii.ac.jp/crid/1571135651702174848","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Putting the squeeze on test sequences"}]},{"@id":"https://cir.nii.ac.jp/crid/1571135651718133248","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Low-overhead test point insertion for scan-based BIST"}]},{"@id":"https://cir.nii.ac.jp/crid/1571417125102777088","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A fault simulation based test pattern generation for synchronus sequential circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1571417125102778496","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"スキャンツリーを用いたテストデータ量最小化について"}]},{"@id":"https://cir.nii.ac.jp/crid/1571417125102779520","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"COMPACT : A hybrid method for compressing test data"}]},{"@id":"https://cir.nii.ac.jp/crid/1571417125102780544","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Compact test generation for briging faults under IDDQ testing"}]},{"@id":"https://cir.nii.ac.jp/crid/1571417125102782208","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Genetic-algorithm-based test generation for current testing of bridging faults in CMOS VLSI circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1571417125782032384","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Dynamic test compaction for synchronous sequential circuits using static compaction techniques"}]},{"@id":"https://cir.nii.ac.jp/crid/1571417126137859712","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Fast static compaction algorithms for sequential circuit test vectors"}]},{"@id":"https://cir.nii.ac.jp/crid/1571698600079487744","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Procedures for static compaction of test sequences for synchronous sequential circuits based on vector restoration"}]},{"@id":"https://cir.nii.ac.jp/crid/1571698600079488896","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Test compaction for sequential circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1571698600079495680","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Compactest : A method to generate compact test sets for combinational circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1571698600080289152","@type":"Article","relationType":["cites"]},{"@id":"https://cir.nii.ac.jp/crid/1571698601655551104","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"An efficient method for compressing test data"}]},{"@id":"https://cir.nii.ac.jp/crid/1571698601663778560","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Test Vector Decompression via Cyclical Scan Chains and Its Application to Testing Core-Based Designs"}]},{"@id":"https://cir.nii.ac.jp/crid/1571980075056197888","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"An iterative improvement method for generating compact tests for IDDQ testing of bridging faults"}]},{"@id":"https://cir.nii.ac.jp/crid/1571980075056199296","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A reduced scan shift method for sequential circuit testing"}]},{"@id":"https://cir.nii.ac.jp/crid/1571980075056200576","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Dynamic test sequence compaction for sequential circuit"}]},{"@id":"https://cir.nii.ac.jp/crid/1571980075056201600","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A smart BIST variant with guaranteed encoding"}]},{"@id":"https://cir.nii.ac.jp/crid/1571980075056203264","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"On test data volume reduction for multiple scan chain designs"}]},{"@id":"https://cir.nii.ac.jp/crid/1571980075056207616","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"An exact algorithm for selecting partial scan flip-flops"}]},{"@id":"https://cir.nii.ac.jp/crid/1572261550032909824","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Ordering storage elements in a single scan chain"}]},{"@id":"https://cir.nii.ac.jp/crid/1572261550032912384","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Test volume and application time reduction through scan chain concealment"}]},{"@id":"https://cir.nii.ac.jp/crid/1572261550032914176","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Current : A test generation system for IDDQ testing"}]},{"@id":"https://cir.nii.ac.jp/crid/1572261550715512064","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Driving toward higher IDDQ test quality for sequential circuits : A generalized fault model and its ATPG"}]},{"@id":"https://cir.nii.ac.jp/crid/1572261551625038976","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Using an Embedded Processor for Efficient Deterministic Testing of System-on-a-Chip"}]},{"@id":"https://cir.nii.ac.jp/crid/1572261551627936640","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Reducing test application time for full scan embeded cores"}]},{"@id":"https://cir.nii.ac.jp/crid/1572543025009619328","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Static test compaction for IDDQ testing of sequential circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1572543025009620736","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Freezeframe : Compact test generation using a frozen clock strategy"}]},{"@id":"https://cir.nii.ac.jp/crid/1572543025009621888","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Static and dynamic test sequence compaction methods for acyclic sequential circuits using a time expansion model"}]},{"@id":"https://cir.nii.ac.jp/crid/1572543025009623040","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Scan Vector Compression/Decompression Using Statistical Coding"}]},{"@id":"https://cir.nii.ac.jp/crid/1572543025009624704","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Sequential test generation with reduced test clocks for scan designs"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824499986329984","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Vector restoration based static compaction of test sequences for synchronous sequential circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824499986331392","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Parity-scan design to reduce the cost of test application"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824499986332544","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"On speed-up vector restoration based static compaction of test sequences for sequential circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824499986333696","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Built-in self testing of sequential circuits using precomputed test sets"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824499986335232","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"An approach to test compactin for scan circuits that enhances at-speed testing"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824499986336512","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Test set compaction algorithms for combinational circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824499986338304","@type":"Article","relationType":["cites"]},{"@id":"https://cir.nii.ac.jp/crid/1573105974963041024","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Reducing test application time for built-in-self-test test pattern generators"}]},{"@id":"https://cir.nii.ac.jp/crid/1573105974963042048","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Two-dimensional test data compression for scan-based deterministic BIST"}]},{"@id":"https://cir.nii.ac.jp/crid/1573105974963043200","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Compaction of ATPG-generated test sequences for sequential circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1573105974963044352","@type":"Article","relationType":["cites"]},{"@id":"https://cir.nii.ac.jp/crid/1573105974963046400","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"In static test compaction and test pattern ordering for scan designs"}]},{"@id":"https://cir.nii.ac.jp/crid/1573105974963049344","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Fast algorithms for static compaction of sequential circuit test vectors"}]},{"@id":"https://cir.nii.ac.jp/crid/1573387449939751552","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"New static compaction techniques of test sequences for sequential circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1573387449939752832","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Vector restoration using accelerated validation and refinement"}]},{"@id":"https://cir.nii.ac.jp/crid/1573387449939754240","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Methods for dynamic test vector compaction in sequential test generation"}]},{"@id":"https://cir.nii.ac.jp/crid/1573387449939757184","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A test point insertion method to reduce the number of test patterns"}]},{"@id":"https://cir.nii.ac.jp/crid/1573387451497964928","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Optimal sequencing of scan registers"}]},{"@id":"https://cir.nii.ac.jp/crid/1573387451524100480","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Static test sequence compaction based on segment reordering and accelerated vector restoration"}]},{"@id":"https://cir.nii.ac.jp/crid/1573668923833110528","@type":"Article","relationType":["cites"]},{"@id":"https://cir.nii.ac.jp/crid/1573668924916463616","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Overall consideration of scan design and test generation"}]},{"@id":"https://cir.nii.ac.jp/crid/1573668924916465408","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Static test compaction for scan-based designs to reduce test application time"}]},{"@id":"https://cir.nii.ac.jp/crid/1573668924916466944","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Observation time reduction for IDDQ testing of bridging faults in sequential circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950399893173248","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Design of partially parallel scan chain"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950399893174400","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950399893176192","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"An efficient compact test generator for IDDQ testing"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950401458435456","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A test clock reduction method for scan-desinged circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950401468585216","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Static compaction using overlapped restoration and segment pruning"}]},{"@id":"https://cir.nii.ac.jp/crid/1574231874786983936","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Test point insertion for compact test sets"}]},{"@id":"https://cir.nii.ac.jp/crid/1574231874869884032","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Test data compression using don't-care identification and statistical encoding"}]},{"@id":"https://cir.nii.ac.jp/crid/1574231874869888256","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Efficient compression and application of deterministic patterns in a logic BIST architecture"}]},{"@id":"https://cir.nii.ac.jp/crid/1574231874869889536","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Test sequence compaction for sequential circuits with reset states"}]},{"@id":"https://cir.nii.ac.jp/crid/1574231874869891456","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Novel DFT strategies using full/partial scan designs and test point insertion to reduce test application time"}]}],"dataSourceIdentifier":[{"@type":"IRDB","@value":"oai:irdb.nii.ac.jp:01216:0000928864"},{"@type":"IRDB","@value":"oai:irdb.nii.ac.jp:01379:0005858899"},{"@type":"NDL_SEARCH","@value":"oai:ndlsearch.ndl.go.jp:R000000004-I6872391"},{"@type":"CIA","@value":"110003171307"}]}