{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1360004235391327488.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.1109/tasc.2018.2793203"}},{"identifier":{"@type":"URI","@value":"http://xplorestaging.ieee.org/ielx7/77/8241050/08258940.pdf?arnumber=8258940"}}],"resourceType":"学術雑誌論文(journal article)","dc:title":[{"@value":"A Fast Wire-Routing Method and an Automatic Layout Tool for RSFQ Digital Circuits Considering Wire-Length Matching"}],"description":[{"notation":[{"@value":"A fast wire-routing method considering wire-length matching of passive transmission lines (PTLs) is proposed. The method deals with channel routing between adjacent columns of active devices, and generates paths of PTLs with specified additional length packed in compact area based on simulated annealing. It uses a generation method of paths from a sequence of symbols for searching solutions efficiently. An automatic layout tool is also shown. It consists of a placer and a router based on the proposed method. The placer uses total extension length of PTLs for length matching as one of the evaluation metrics for detailed placement using simulated annealing. By introducing this metric, total extension length in routing phase is reduced and compact layouts are obtained. Using the tool, design flow from HDL descriptions to layout generation can be established. As an experimental result, a layout of an adder designed by the tool is shown."}]}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1420845751145414272","@type":"Researcher","personIdentifier":[{"@type":"KAKEN_RESEARCHERS","@value":"90630997"},{"@type":"NRID","@value":"1000090630997"},{"@type":"NRID","@value":"9000006358739"},{"@type":"NRID","@value":"9000403425592"},{"@type":"NRID","@value":"9000403158400"},{"@type":"NRID","@value":"9000403599535"},{"@type":"NRID","@value":"9000404280642"},{"@type":"RESEARCHMAP","@value":"https://researchmap.jp/nki10"}],"foaf:name":[{"@value":"Nobutaka Kito"}]},{"@id":"https://cir.nii.ac.jp/crid/1420845751153780992","@type":"Researcher","personIdentifier":[{"@type":"KAKEN_RESEARCHERS","@value":"70273844"},{"@type":"NRID","@value":"1000070273844"},{"@type":"NRID","@value":"9000380976263"},{"@type":"NRID","@value":"9000404310049"},{"@type":"NRID","@value":"9000403425593"},{"@type":"NRID","@value":"9000398258980"},{"@type":"NRID","@value":"9000388992769"},{"@type":"NRID","@value":"9000004793340"},{"@type":"NRID","@value":"9000404239030"},{"@type":"NRID","@value":"9000311503579"},{"@type":"NRID","@value":"9000388992779"},{"@type":"NRID","@value":"9000016259845"},{"@type":"NRID","@value":"9000404307862"},{"@type":"NRID","@value":"9000406310632"},{"@type":"NRID","@value":"9000388994441"},{"@type":"NRID","@value":"9000388994426"},{"@type":"NRID","@value":"9000370756044"},{"@type":"NRID","@value":"9000404285021"},{"@type":"NRID","@value":"9000404220473"},{"@type":"NRID","@value":"9000272999759"},{"@type":"NRID","@value":"9000404300678"},{"@type":"NRID","@value":"9000243892824"},{"@type":"NRID","@value":"9000388994451"},{"@type":"NRID","@value":"9000006816852"},{"@type":"NRID","@value":"9000324994461"},{"@type":"NRID","@value":"9000404086241"},{"@type":"NRID","@value":"9000399754412"},{"@type":"NRID","@value":"9000402904917"},{"@type":"NRID","@value":"9000305641290"},{"@type":"NRID","@value":"9000404308021"},{"@type":"NRID","@value":"9000400161657"},{"@type":"NRID","@value":"9000004878214"},{"@type":"NRID","@value":"9000300216849"},{"@type":"NRID","@value":"9000404285018"},{"@type":"NRID","@value":"9000378057905"},{"@type":"NRID","@value":"9000072330429"},{"@type":"NRID","@value":"9000004849567"},{"@type":"NRID","@value":"9000016488453"},{"@type":"NRID","@value":"9000324994464"},{"@type":"NRID","@value":"9000402599352"},{"@type":"NRID","@value":"9000243892852"},{"@type":"NRID","@value":"9000243892834"},{"@type":"NRID","@value":"9000404300286"},{"@type":"NRID","@value":"9000404221914"},{"@type":"NRID","@value":"9000403034176"},{"@type":"NRID","@value":"9000004826754"},{"@type":"NRID","@value":"9000356914492"},{"@type":"NRID","@value":"9000242842769"},{"@type":"NRID","@value":"9000404310039"},{"@type":"NRID","@value":"9000404236892"},{"@type":"NRID","@value":"9000404301987"},{"@type":"NRID","@value":"9000243892806"},{"@type":"NRID","@value":"9000398276313"},{"@type":"NRID","@value":"9000257707757"},{"@type":"NRID","@value":"9000388992775"},{"@type":"NRID","@value":"9000004799528"},{"@type":"NRID","@value":"9000404285024"},{"@type":"NRID","@value":"9000257709912"},{"@type":"RESEARCHMAP","@value":"https://researchmap.jp/ktakagi"}],"foaf:name":[{"@value":"Kazuyoshi Takagi"}]},{"@id":"https://cir.nii.ac.jp/crid/1380004235391327488","@type":"Researcher","foaf:name":[{"@value":"Naofumi Takagi"}]}],"publication":{"publicationIdentifier":[{"@type":"PISSN","@value":"10518223"},{"@type":"EISSN","@value":"15582515"}],"prism:publicationName":[{"@value":"IEEE Transactions on Applied Superconductivity"}],"dc:publisher":[{"@value":"Institute of Electrical and Electronics Engineers (IEEE)"}],"prism:publicationDate":"2018-06","prism:volume":"28","prism:number":"4","prism:startingPage":"1","prism:endingPage":"5"},"reviewed":"false","dc:rights":["https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html"],"url":[{"@id":"http://xplorestaging.ieee.org/ielx7/77/8241050/08258940.pdf?arnumber=8258940"}],"createdAt":"2018-01-17","modifiedAt":"2022-01-12","project":[{"@id":"https://cir.nii.ac.jp/crid/1040000781837906176","@type":"Project","projectIdentifier":[{"@type":"KAKEN","@value":"15K00075"},{"@type":"JGN","@value":"JP15K00075"},{"@type":"URI","@value":"https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-15K00075/"}],"notation":[{"@language":"ja","@value":"超伝導デバイスを用いた論理回路のレイアウト設計手法に関する研究"},{"@language":"en","@value":"Studies on Layout Design Methods for Logic Circuits using Superconducting Devices"}]},{"@id":"https://cir.nii.ac.jp/crid/1040282256899401984","@type":"Project","projectIdentifier":[{"@type":"KAKEN","@value":"16K16029"},{"@type":"JGN","@value":"JP16K16029"},{"@type":"URI","@value":"https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-16K16029/"}],"notation":[{"@language":"ja","@value":"超伝導ディジタル回路デバイスのための配線遅延を考慮した自動配置配線手法の確立"},{"@language":"en","@value":"Research on automatic layout methods considering wire delay for superconductive digital circuits"}]}],"relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1360009142694774784","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Logic simulation tool for RSFQ circuits accepting arrivals of multiple pulses in a clock period"}]},{"@id":"https://cir.nii.ac.jp/crid/1360011144002306432","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems"}]},{"@id":"https://cir.nii.ac.jp/crid/1360013171017890560","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"VLSI Physical Design: From Graph Partitioning to Timing Closure"}]},{"@id":"https://cir.nii.ac.jp/crid/1360021390747781760","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Wire Length-Matching Aware Placement Method for Rapid Single Flux Quantum Logic Circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1360025430637243008","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Automatic Cell Placement for Josephson Transmission Lines in a Cell-Based Layout Design Environment for RSFQ Circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1360290617411599488","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1360290617646617216","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"A two-step routing method with wire length budgeting for PTL routing of SFQ logic circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1360290617673605888","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Conversion Method of Netlists Consisting of Conventional Logic Gates to RSFQ Logic Circuits Utilizing Special RSFQ Gates"}]},{"@id":"https://cir.nii.ac.jp/crid/1360292618670834944","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Energy-Efficient Single Flux Quantum Technology"}]},{"@id":"https://cir.nii.ac.jp/crid/1360567185344362240","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Low-Energy Consumption RSFQ Circuits Driven by Low Voltages"}]},{"@id":"https://cir.nii.ac.jp/crid/1360574093622029056","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Status of Superconductor Electronic Circuit Design Software"}]},{"@id":"https://cir.nii.ac.jp/crid/1360576122300301312","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Automatic Wire-Routing of SFQ Digital Circuits Considering Wire-Length Matching"}]},{"@id":"https://cir.nii.ac.jp/crid/1360848660321419520","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Development and Demonstration of Routing and Placement EDA Tools for Large-Scale Adiabatic Quantum-Flux-Parametron Circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1361137043818694016","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Implementation of energy efficient single flux quantum digital circuits with sub-aJ/bit operation"}]},{"@id":"https://cir.nii.ac.jp/crid/1361981469373100032","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"An Integrated Row-Based Cell Placement and Interconnect Synthesis Tool for Large SFQ Logic Circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1362825893887678720","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Zero Static Power Dissipation Biasing of RSFQ Circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1362825894262696576","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Optimization by Simulated Annealing"}]},{"@id":"https://cir.nii.ac.jp/crid/1370013170001061388","@type":"Product","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Bit-parallel arithmetic logical unit for 50-GHz operation using single flux quantum"}]},{"@id":"https://cir.nii.ac.jp/crid/1370013170001061389","@type":"Product","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"4-bit bit-slice arithmetic logic unit for 32-bit RSFQ microprocessors"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204376271488","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["references"],"jpcoar:relatedTitle":[{"@language":"en","@value":"100 GHz Demonstrations Based on the Single-Flux-Quantum Cell Library for the 10 kA/cm2 Nb Multi-Layer Process"},{"@value":"100 GHz demonstrations based on the single-flux-quantum cell library for the 10 kA cm−2 Nb multi-layer process"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282679352980608","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Automated Passive-Transmission-Line Routing Tool for Single-Flux-Quantum Circuits Based on A* Algorithm"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282679354289280","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["references"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Nb 9-Layer Fabrication Process for Superconducting Large-Scale SFQ Circuits and Its Process Evaluation"}]},{"@id":"https://cir.nii.ac.jp/crid/1390845713085840512","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Conversion of Logic Gates in Netlists for Rapid Single Flux Quantum Circuits Utilizing Confluence of Pulses"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1109/tasc.2018.2793203"},{"@type":"KAKEN","@value":"PRODUCT-21823908"},{"@type":"KAKEN","@value":"PRODUCT-22484100"},{"@type":"OPENAIRE","@value":"doi_dedup___::a5864a27929d4900d0b62b9c0bc1f650"},{"@type":"CROSSREF","@value":"10.1088/1742-6596/1590/1/012041_references_DOI_MR95ApuMcRKWrgmER1umoEL2puj"},{"@type":"CROSSREF","@value":"10.1109/tasc.2020.3012474_references_DOI_MR95ApuMcRKWrgmER1umoEL2puj"},{"@type":"CROSSREF","@value":"10.1109/tasc.2023.3262216_references_DOI_MR95ApuMcRKWrgmER1umoEL2puj"},{"@type":"CROSSREF","@value":"10.1088/1742-6596/2776/1/012008_references_DOI_MR95ApuMcRKWrgmER1umoEL2puj"},{"@type":"CROSSREF","@value":"10.1088/1742-6596/1590/1/012043_references_DOI_MR95ApuMcRKWrgmER1umoEL2puj"},{"@type":"CROSSREF","@value":"10.2197/ipsjtsldm.12.78_references_DOI_MR95ApuMcRKWrgmER1umoEL2puj"},{"@type":"CROSSREF","@value":"10.1109/tcad.2020.3042159_references_DOI_MR95ApuMcRKWrgmER1umoEL2puj"}]}