{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1360018991009840256.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.1109/jssc.2018.2822823"}},{"identifier":{"@type":"URI","@value":"http://xplorestaging.ieee.org/ielx7/4/8396884/08344549.pdf?arnumber=8344549"}}],"dc:title":[{"@value":"A 1.25-GS/s 7-b SAR ADC With 36.4-dB SNDR at 5 GHz Using Switch-Bootstrapping, USPC DAC and Triple-Tail Comparator in 28-nm CMOS"}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1380018991009840128","@type":"Researcher","foaf:name":[{"@value":"Athanasios T. Ramkaj"}]},{"@id":"https://cir.nii.ac.jp/crid/1380018991009840257","@type":"Researcher","foaf:name":[{"@value":"Maarten Strackx"}]},{"@id":"https://cir.nii.ac.jp/crid/1380018991009840256","@type":"Researcher","foaf:name":[{"@value":"Michiel S. J. Steyaert"}]},{"@id":"https://cir.nii.ac.jp/crid/1380018991009840258","@type":"Researcher","foaf:name":[{"@value":"Filip Tavernier"}]}],"publication":{"publicationIdentifier":[{"@type":"PISSN","@value":"00189200"},{"@type":"EISSN","@value":"1558173X"}],"prism:publicationName":[{"@value":"IEEE Journal of Solid-State Circuits"}],"dc:publisher":[{"@value":"Institute of Electrical and Electronics Engineers (IEEE)"}],"prism:publicationDate":"2018-07","prism:volume":"53","prism:number":"7","prism:startingPage":"1889","prism:endingPage":"1901"},"reviewed":"false","dc:rights":["https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html"],"url":[{"@id":"http://xplorestaging.ieee.org/ielx7/4/8396884/08344549.pdf?arnumber=8344549"}],"createdAt":"2018-04-20","modifiedAt":"2022-01-12","relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1390026271632819968","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A 94.52 dBc SFDR 89.86 dB SNDR high-linearity bootstrapped switch for SAR ADC"}]},{"@id":"https://cir.nii.ac.jp/crid/1390582075820182400","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A 10-bit 40MS/s SAR ADC with a low-noise low-offset dynamic comparator and a high-linearity sampling switch"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1109/jssc.2018.2822823"},{"@type":"CROSSREF","@value":"10.1587/elex.23.20250613_references_DOI_AumZUvLbzj5eo9coi2XLLBUzJQx"},{"@type":"CROSSREF","@value":"10.1587/elex.21.20240135_references_DOI_AumZUvLbzj5eo9coi2XLLBUzJQx"}]}