{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1360021390747769600.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.1109/tasc.2022.3161052"}},{"identifier":{"@type":"URI","@value":"http://xplorestaging.ieee.org/ielx7/77/9741394/09740106.pdf?arnumber=9740106"}}],"resourceType":"学術雑誌論文(journal article)","dc:title":[{"@value":"Static Timing Analysis for Single-Flux-Quantum Circuits Composed of Various Gates"}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1380021390747769602","@type":"Researcher","foaf:name":[{"@value":"Takahiro Kawaguchi"}],"jpcoar:affiliationName":[{"@value":"Graduate School of Informatics, Kyoto University, Kyoto, Japan"}]},{"@id":"https://cir.nii.ac.jp/crid/1380021390747769728","@type":"Researcher","foaf:name":[{"@value":"Kazuyoshi Takagi"}],"jpcoar:affiliationName":[{"@value":"Graduate School of Engineering, Mie University, Tsu, Japan"}]},{"@id":"https://cir.nii.ac.jp/crid/1380021390747769600","@type":"Researcher","foaf:name":[{"@value":"Naofumi Takagi"}],"jpcoar:affiliationName":[{"@value":"Graduate School of Informatics, Kyoto University, Kyoto, Japan"}]}],"publication":{"publicationIdentifier":[{"@type":"PISSN","@value":"10518223"},{"@type":"EISSN","@value":"15582515"},{"@type":"EISSN","@value":"23787074"}],"prism:publicationName":[{"@value":"IEEE Transactions on Applied Superconductivity"}],"dc:publisher":[{"@value":"Institute of Electrical and Electronics Engineers (IEEE)"}],"prism:publicationDate":"2022-08","prism:volume":"32","prism:number":"5","prism:startingPage":"1","prism:endingPage":"9"},"reviewed":"false","dc:rights":["https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html","https://doi.org/10.15223/policy-029","https://doi.org/10.15223/policy-037"],"url":[{"@id":"http://xplorestaging.ieee.org/ielx7/77/9741394/09740106.pdf?arnumber=9740106"}],"createdAt":"2022-03-22","modifiedAt":"2024-01-18","project":[{"@id":"https://cir.nii.ac.jp/crid/1040000781994772480","@type":"Project","projectIdentifier":[{"@type":"KAKEN","@value":"18H05211"},{"@type":"JGN","@value":"JP18H05211"},{"@type":"URI","@value":"https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-18H05211/"}],"notation":[{"@language":"ja","@value":"パルスを情報伝達担体とする超低電力１００ＧＨｚ級超伝導量子デジタルシステムの探求"},{"@language":"en","@value":"Research on ultra-low power sub-terahertz superconducting quantum digital systems based on pulse-driven circuits"}]}],"relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1360011144002306432","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems"}]},{"@id":"https://cir.nii.ac.jp/crid/1360011145147408896","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Design and Implementation of a Pipelined Bit-Serial SFQ Microprocessor, ${\\rm CORE}1\\beta$"}]},{"@id":"https://cir.nii.ac.jp/crid/1360011146446858880","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"New Nb multi-layer fabrication process for large-scale SFQ circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1360021396332936320","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"qSSTA: A Statistical Static Timing Analysis Tool for Superconducting Single-Flux-Quantum Circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1360021396512647936","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"qSTA: A Static Timing Analysis Tool for Superconducting Single-Flux-Quantum Circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1360292620446574976","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Design and Demonstration of an 8-bit Bit-Serial RSFQ Microprocessor: CORE e4"}]},{"@id":"https://cir.nii.ac.jp/crid/1360294647927281280","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Timing yield estimation from static timing analysis"}]},{"@id":"https://cir.nii.ac.jp/crid/1360302867616765568","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"A Static Timing Analysis Tool for RSFQ and ERSFQ Superconducting Digital Circuit Applications"}]},{"@id":"https://cir.nii.ac.jp/crid/1360303973289050880","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Gate sizing using a statistical delay model"}]},{"@id":"https://cir.nii.ac.jp/crid/1360303976376929536","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Static Timing Analysis for Nanometer Designs"}]},{"@id":"https://cir.nii.ac.jp/crid/1360572092623478656","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"64-GHz Datapath Demonstration for Bit-Parallel SFQ Microprocessors Based on a Gate-Level-Pipeline Structure"}]},{"@id":"https://cir.nii.ac.jp/crid/1360574096055280000","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"First-Order Incremental Block-Based Statistical Timing Analysis"}]},{"@id":"https://cir.nii.ac.jp/crid/1360579816653357824","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Demonstration of an 8-Bit SFQ Carry Look-Ahead Adder Using Clockless Logic Cells"}]},{"@id":"https://cir.nii.ac.jp/crid/1360584342593458688","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"iTimerC: Common path pessimism removal using effective reduction methods"}]},{"@id":"https://cir.nii.ac.jp/crid/1360584343246913408","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"UI-Timer 1.0: An Ultrafast Path-Based Timing Analysis Algorithm for CPPR"}]},{"@id":"https://cir.nii.ac.jp/crid/1360584343247078784","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"TAU 2014 contest on removing common path pessimism during timing analysis"}]},{"@id":"https://cir.nii.ac.jp/crid/1360857593688530944","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Rapid Single-Flux-Quantum Logic Circuits Using Clockless Gates"}]},{"@id":"https://cir.nii.ac.jp/crid/1360861291131725184","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"A prescaler circuit for a superconductive time-to-digital converter"}]},{"@id":"https://cir.nii.ac.jp/crid/1360861291465278208","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Clockless Dynamic SFQ <sc>and</sc> Gate With High Input Skew Tolerance"}]},{"@id":"https://cir.nii.ac.jp/crid/1361137044147372160","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Block-based static timing analysis with uncertainty"}]},{"@id":"https://cir.nii.ac.jp/crid/1361418520020271744","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"8-Bit Asynchronous Wave-Pipelined RSFQ Arithmetic-Logic Unit"}]},{"@id":"https://cir.nii.ac.jp/crid/1361981469730896768","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors"}]},{"@id":"https://cir.nii.ac.jp/crid/1362825895016605696","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Energy-Efficient Superconducting Computing—Power Budgets and Requirements"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204376271488","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["references"],"jpcoar:relatedTitle":[{"@language":"en","@value":"100 GHz Demonstrations Based on the Single-Flux-Quantum Cell Library for the 10 kA/cm2 Nb Multi-Layer Process"},{"@value":"100 GHz demonstrations based on the single-flux-quantum cell library for the 10 kA cm−2 Nb multi-layer process"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1109/tasc.2022.3161052"},{"@type":"KAKEN","@value":"PRODUCT-25092752"},{"@type":"OPENAIRE","@value":"doi_________::2e3f0832241f142de42e6bc132e7892c"}]}