SOI wafer fabricated with extremely thick deposited BOX layer using a surface activated bonding technique at room temperature

DOI Web Site Web Site Web Site Web Site 参考文献19件

この論文をさがす

説明

<jats:title>Abstract</jats:title> <jats:p>The fabrication cost of bonded silicon on insulator (SOI) wafers for customized power devices is high owing to the high temperature required and the very long fabrication process involving both thermal oxidation and bonding. In addition, SOI wafers are contaminated with metallic impurities during the formation of the buried oxide (BOX) layer and the bonding of a silicon layer on the BOX layer. Therefore, we propose an alternative SOI wafer fabrication method combining BOX layer deposition and surface activated bonding at room temperature in a vacuum without any voids. There is also no fixed charge in the deposited BOX layer, and the breakdown voltage of this layer is 11–12 MV cm<jats:sup>−1</jats:sup>, the same as that for a thermal oxide layer.</jats:p>

収録刊行物

参考文献 (19)*注記

もっと見る

問題の指摘

ページトップへ