{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1360588380161782016.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.1109/ted.2024.3493065"}},{"identifier":{"@type":"URI","@value":"http://xplorestaging.ieee.org/ielx8/16/10821522/10751798.pdf?arnumber=10751798"}}],"resourceType":"学術雑誌論文(journal article)","dc:title":[{"@value":"Recovery Strategy of Fatigue-Limited Endurance in Si FeFETs With Thin HfZrO₂ Films"}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1380588380161782024","@type":"Researcher","foaf:name":[{"@value":"Zuocheng Cai"}],"jpcoar:affiliationName":[{"@value":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}]},{"@id":"https://cir.nii.ac.jp/crid/1380588380161782022","@type":"Researcher","foaf:name":[{"@value":"Zhenhong Liu"}],"jpcoar:affiliationName":[{"@value":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}]},{"@id":"https://cir.nii.ac.jp/crid/1380588380161782025","@type":"Researcher","foaf:name":[{"@value":"Yan-Kui Liang"}],"jpcoar:affiliationName":[{"@value":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}]},{"@id":"https://cir.nii.ac.jp/crid/1380588380161782028","@type":"Researcher","foaf:name":[{"@value":"Xueyang Han"}],"jpcoar:affiliationName":[{"@value":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}]},{"@id":"https://cir.nii.ac.jp/crid/1380588380161782017","@type":"Researcher","foaf:name":[{"@value":"Shin-Yi Min"}],"jpcoar:affiliationName":[{"@value":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}]},{"@id":"https://cir.nii.ac.jp/crid/1380588380161782020","@type":"Researcher","foaf:name":[{"@value":"Eishin Nako"}],"jpcoar:affiliationName":[{"@value":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}]},{"@id":"https://cir.nii.ac.jp/crid/1380588380161782018","@type":"Researcher","foaf:name":[{"@value":"Seong-Kun Cho"}],"jpcoar:affiliationName":[{"@value":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}]},{"@id":"https://cir.nii.ac.jp/crid/1380588380161782026","@type":"Researcher","foaf:name":[{"@value":"Chia-Tsong Chen"}],"jpcoar:affiliationName":[{"@value":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}]},{"@id":"https://cir.nii.ac.jp/crid/1380588380161782021","@type":"Researcher","foaf:name":[{"@value":"Mitsuru Takenaka"}],"jpcoar:affiliationName":[{"@value":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}]},{"@id":"https://cir.nii.ac.jp/crid/1380588380161782027","@type":"Researcher","foaf:name":[{"@value":"Kasidit Toprasertpong"}],"jpcoar:affiliationName":[{"@value":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}]},{"@id":"https://cir.nii.ac.jp/crid/1380588380161782023","@type":"Researcher","foaf:name":[{"@value":"Shinichi Takagi"}],"jpcoar:affiliationName":[{"@value":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"}]}],"publication":{"publicationIdentifier":[{"@type":"PISSN","@value":"00189383"},{"@type":"EISSN","@value":"15579646"}],"prism:publicationName":[{"@value":"IEEE Transactions on Electron Devices"}],"dc:publisher":[{"@value":"Institute of Electrical and Electronics Engineers (IEEE)"}],"prism:publicationDate":"2025-01","prism:volume":"72","prism:number":"1","prism:startingPage":"467","prism:endingPage":"473"},"reviewed":"false","dc:rights":["https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html","https://doi.org/10.15223/policy-029","https://doi.org/10.15223/policy-037"],"url":[{"@id":"http://xplorestaging.ieee.org/ielx8/16/10821522/10751798.pdf?arnumber=10751798"}],"createdAt":"2024-11-13","modifiedAt":"2025-01-14","project":[{"@id":"https://cir.nii.ac.jp/crid/1040018351901177472","@type":"Project","projectIdentifier":[{"@type":"KAKEN","@value":"23K20951"},{"@type":"JGN","@value":"JP23K20951"},{"@type":"URI","@value":"https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-23K20951/"}],"notation":[{"@language":"ja","@value":"強誘電・反強誘電体トランジスタを用いたリアルタイム学習ハードウェアの基盤構築"},{"@language":"en","@value":"Development of realtime-learning hardware using ferroelectric/antiferroelectric transistors"}]}],"relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1360009142694961664","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Improved Ferroelectric/Semiconductor Interface Properties in Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> Ferroelectric FETs by Low-Temperature Annealing"}]},{"@id":"https://cir.nii.ac.jp/crid/1360025435326412800","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Innovative Recovery Strategy for MFIS-FeFETs at Optimal Timing With Robust Endurance: Fast-Unipolar Pulsing (100 ns), Nearly Zero Memory Window Loss (0.02%), and Self-Tracking Circuit Design"}]},{"@id":"https://cir.nii.ac.jp/crid/1360025435326967296","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Significant improvement of endurance of Si FeFET through minor hysteresis loop and narrow write pulse width"}]},{"@id":"https://cir.nii.ac.jp/crid/1360025437259550848","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Deep Understanding of Reliability in Hf-based FeFET during Bipolar Pulse Cycling: Trap Profiling for Read-After-Write Delay and Memory Window Degradation"}]},{"@id":"https://cir.nii.ac.jp/crid/1360025439148952064","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"A Multilevel FeFET Memory Device based on Laminated HSO and HZO Ferroelectric Layers for High-Density Storage"}]},{"@id":"https://cir.nii.ac.jp/crid/1360025439241032448","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Physical Origin of Recovable Ferroelectric Fatigue and Recovery for Doped-HfO<sub>2</sub>: Toward Endurance Immunity"}]},{"@id":"https://cir.nii.ac.jp/crid/1360292618512834816","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"A Study of Endurance Issues in HfO<sub>2</sub>-Based Ferroelectric Field Effect Transistors: Charge Trapping and Trap Generation"}]},{"@id":"https://cir.nii.ac.jp/crid/1360298344725005952","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Reliability projection for ultra-thin oxides at low voltage"}]},{"@id":"https://cir.nii.ac.jp/crid/1360302477005998464","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"On the strong coupling of polarization and charge trapping in HfO2/Si-based ferroelectric field-effect transistors: overview of device operation and reliability"}]},{"@id":"https://cir.nii.ac.jp/crid/1360302868779967744","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Low Operating Voltage, Improved Breakdown Tolerance, and High Endurance in Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> Ferroelectric Capacitors Achieved by Thickness Scaling Down to 4 nm for Embedded Ferroelectric Memory"}]},{"@id":"https://cir.nii.ac.jp/crid/1360306910018108160","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Hot Electrons as the Dominant Source of Degradation for Sub-5nm HZO FeFETs"}]},{"@id":"https://cir.nii.ac.jp/crid/1360306912229390848","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"HZO Scaling and Fatigue Recovery in FeFET with Low Voltage Operation: Evidence of Transition from Interface Degradation to Ferroelectric Fatigue"}]},{"@id":"https://cir.nii.ac.jp/crid/1360306914232522112","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Ferroelectric and Interlayer Co-optimization with In-depth Analysis for High Endurance FeFET"}]},{"@id":"https://cir.nii.ac.jp/crid/1360584343752832896","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Sub-Nanosecond Switching of Si:HfO<sub>2</sub> Ferroelectric Field-Effect Transistor"}]},{"@id":"https://cir.nii.ac.jp/crid/1360588379396208640","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Understanding HZO Thickness Scaling in Si FeFETs: Low Operating Voltage, Fast Wake-Up, and Suppressed Charge Trapping"}]},{"@id":"https://cir.nii.ac.jp/crid/1360588384953842688","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Trap Capture and Emission Dynamics in Ferroelectric Field-Effect Transistors and their Impact on Device Operation and Reliability"}]},{"@id":"https://cir.nii.ac.jp/crid/1360588388467703936","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"IL Scavenging and Recovery Strategies to Improve the Performance and Reliability of HZO-Based FeFETs"}]},{"@id":"https://cir.nii.ac.jp/crid/1360588388467738496","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Impact of Interlayer and Ferroelectric Materials on Charge Trapping During Endurance Fatigue of FeFET With TiN/Hf<sub>\n                     <i>x</i>\n                  </sub>Zr<sub>1-<i>x</i>\n                  </sub>O<sub>2</sub>/Interlayer/Si (MFIS) Gate Structure"}]},{"@id":"https://cir.nii.ac.jp/crid/1360588389233452672","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"HfO<sub>2</sub>-ZrO<sub>2</sub> Superlattice Ferroelectric Capacitor With Improved Endurance Performance and Higher Fatigue Recovery Capability"}]},{"@id":"https://cir.nii.ac.jp/crid/1360853567624840448","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Evaluation of polarization characteristics in metal/ferroelectric/semiconductor capacitors and ferroelectric field-effect transistors"}]},{"@id":"https://cir.nii.ac.jp/crid/1360855569741504896","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Ferroelectric hafnium oxide: A CMOS-compatible and highly scalable approach to future ferroelectric memories"}]},{"@id":"https://cir.nii.ac.jp/crid/1360865424766380416","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Performance improvement in reservoir computing by using HfZrO<sub>2</sub> FeFETs through operating voltage optimization"}]},{"@id":"https://cir.nii.ac.jp/crid/1360869859439425664","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"The Impacts of Ferroelectric and Interfacial Layer Thicknesses on Ferroelectric FET Design"}]},{"@id":"https://cir.nii.ac.jp/crid/1361981468486012288","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Ferroelectricity in HfO<sub>2</sub> enables nonvolatile data storage in 28 nm HKMG"}]},{"@id":"https://cir.nii.ac.jp/crid/1362262944114404224","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Origin of the endurance degradation in the novel HfO<inf>2</inf>-based 1T ferroelectric non-volatile memories"}]},{"@id":"https://cir.nii.ac.jp/crid/1363107370445510016","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Direct Observation of Interface Charge Behaviors in FeFET by Quasi-Static Split C-V and Hall Techniques: Revealing FeFET Operation"}]},{"@id":"https://cir.nii.ac.jp/crid/1363670321182797312","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Hole injection SiO/sub 2/ breakdown model for very low voltage lifetime extrapolation"}]},{"@id":"https://cir.nii.ac.jp/crid/1364233269764329600","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Ferroelectricity in hafnium oxide: CMOS compatible ferroelectric field effect transistors"}]},{"@id":"https://cir.nii.ac.jp/crid/1370588380161782032","@type":"Product","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Characterization of fatigue and its recovery behavior in ferroelectric HfZrO"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1109/ted.2024.3493065"},{"@type":"KAKEN","@value":"PRODUCT-25590400"}]}