{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1360852798577441024.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.1002/ecjb.4420750308"}},{"identifier":{"@type":"URI","@value":"https://api.wiley.com/onlinelibrary/tdm/v1/articles/10.1002%2Fecjb.4420750308"}},{"identifier":{"@type":"URI","@value":"https://onlinelibrary.wiley.com/doi/pdf/10.1002/ecjb.4420750308"}},{"identifier":{"@type":"NAID","@value":"210000186052"}}],"dc:title":[{"@value":"LSI‐oriented scanning systems using tree structures"}],"description":[{"type":"abstract","notation":[{"@value":"<jats:title>Abstract</jats:title><jats:p>Two types of scanning systems using <jats:italic>N</jats:italic>‐ary tree structures are proposed for high‐speed intelligent processing in an SIMD parallel processor. The scanning systems are constructed by connecting operating elements to each other with hierarchical bypasses or hierarchical and selective propagation paths. After evaluating their operating times, the amount of hardware, and LSI implementation, the following conclusions were reached: (1) the number of serially operating elements in the propagation path is only <jats:italic>O</jats:italic>(<jats:italic>N</jats:italic> log<jats:sub><jats:italic>N</jats:italic></jats:sub> <jats:italic>M</jats:italic>); (2) enlarging the <jats:italic>N</jats:italic>‐value decreases the amount of hardware; (3) the selective‐type scanning system is twice as fast as the bypass‐type system although both require almost the same amount of hardware; and (4) a 4<jats:sup>2</jats:sup>‐ary tree structure leads to a simple and dense chip layout.</jats:p>"}]}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1583950557766831616","@type":"Researcher","personIdentifier":[{"@type":"NRID","@value":"9000415227165"}],"foaf:name":[{"@value":"Toshio Kondo"}]}],"publication":{"publicationIdentifier":[{"@type":"PISSN","@value":"8756663X"},{"@type":"EISSN","@value":"15206432"}],"prism:publicationName":[{"@value":"Electronics and Communications in Japan (Part II: Electronics)"}],"dc:publisher":[{"@value":"Wiley"}],"prism:publicationDate":"1992-01","prism:volume":"75","prism:number":"3","prism:startingPage":"76","prism:endingPage":"88"},"reviewed":"false","dc:rights":["http://onlinelibrary.wiley.com/termsAndConditions#vor"],"url":[{"@id":"https://api.wiley.com/onlinelibrary/tdm/v1/articles/10.1002%2Fecjb.4420750308"},{"@id":"https://onlinelibrary.wiley.com/doi/pdf/10.1002/ecjb.4420750308"}],"createdAt":"2007-07-15","modifiedAt":"2023-10-23","foaf:topic":[{"@id":"https://cir.nii.ac.jp/all?q=Electrical%20and%20Electronic%20Engineering","dc:title":"Electrical and Electronic Engineering"},{"@id":"https://cir.nii.ac.jp/all?q=Computer%20Networks%20and%20Communications","dc:title":"Computer Networks and Communications"},{"@id":"https://cir.nii.ac.jp/all?q=General%20Physics%20and%20Astronomy","dc:title":"General Physics and Astronomy"}],"relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1361137045623339520","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"A Parallel Adaptable Routing Algorithm and its Implementation on a Two-Dimensional Array Processor"}]},{"@id":"https://cir.nii.ac.jp/crid/1361418520881348608","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"An LSI adaptive array processor"}]},{"@id":"https://cir.nii.ac.jp/crid/1361418521454551808","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"A Systematically Designed Binary Array Processor"}]},{"@id":"https://cir.nii.ac.jp/crid/1363107370484228992","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Algorithmic techniques for computer vision on a fine-grained parallel machine"}]},{"@id":"https://cir.nii.ac.jp/crid/1370861288794868480","@type":"Product","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Small‐sized highly parallel processor and its application to character recognition"}]},{"@id":"https://cir.nii.ac.jp/crid/1572261551551407104","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Neural Network Simulation on a Massively Parallel Cellular Array Processor : AAP-2"},{"@value":"Neural network simulation on a massively parallel cellular array processor: AAP‐2"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1002/ecjb.4420750308"},{"@type":"CIA","@value":"210000186052"}]}