{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1360866925856908288.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.1109/vlsic.2002.1015116"}},{"identifier":{"@type":"URI","@value":"http://xplorestaging.ieee.org/ielx5/7919/21831/01015116.pdf?arnumber=1015116"}}],"dc:title":[{"@value":"A 6bit 400Msps 70mW ADC using interpolated parallel scheme"}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1380866925856908290","@type":"Researcher","foaf:name":[{"@value":"K. Ono"}]},{"@id":"https://cir.nii.ac.jp/crid/1380866925856908292","@type":"Researcher","foaf:name":[{"@value":"H. Shimizu"}]},{"@id":"https://cir.nii.ac.jp/crid/1380866925856908289","@type":"Researcher","foaf:name":[{"@value":"J. Ogawa"}]},{"@id":"https://cir.nii.ac.jp/crid/1380866925856908291","@type":"Researcher","foaf:name":[{"@value":"M. Takeda"}]},{"@id":"https://cir.nii.ac.jp/crid/1380866925856908288","@type":"Researcher","foaf:name":[{"@value":"M. Yano"}]}],"publication":{"prism:publicationName":[{"@value":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)"}],"dc:publisher":[{"@value":"IEEE"}],"prism:startingPage":"324","prism:endingPage":"325"},"reviewed":"false","url":[{"@id":"http://xplorestaging.ieee.org/ielx5/7919/21831/01015116.pdf?arnumber=1015116"}],"createdAt":"2003-06-25","modifiedAt":"2017-03-11","relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1390001204376900608","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A Cascaded Folding ADC Based on Fast-Settling 3-Degree Folders with Enhanced Reset Technique"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204377820544","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A 7-bit 1-GS/s Flash ADC with Background Calibration"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1109/vlsic.2002.1015116"},{"@type":"CROSSREF","@value":"10.1587/transele.e93.c.288_references_DOI_GJZLfpUuVEo2KhuQe50nPoIFgXS"},{"@type":"CROSSREF","@value":"10.1587/transele.e97.c.298_references_DOI_GJZLfpUuVEo2KhuQe50nPoIFgXS"}]}