{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1361418521225332736.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.1109/16.887014"}},{"identifier":{"@type":"URI","@value":"http://xplorestaging.ieee.org/ielx5/16/19165/00887014.pdf?arnumber=887014"}},{"identifier":{"@type":"NAID","@value":"80012168287"}}],"dc:title":[{"@value":"FinFET-a self-aligned double-gate MOSFET scalable to 20 nm"}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1381418521225332739","@type":"Researcher","foaf:name":[{"@value":"Chenming Hu"}]},{"@id":"https://cir.nii.ac.jp/crid/1381418521225332743","@type":"Researcher","foaf:name":[{"@value":"J. Bokor"}]},{"@id":"https://cir.nii.ac.jp/crid/1381418521225332742","@type":"Researcher","foaf:name":[{"@value":"Tsu-Jae King"}]},{"@id":"https://cir.nii.ac.jp/crid/1381418521225332744","@type":"Researcher","foaf:name":[{"@value":"E. Anderson"}]},{"@id":"https://cir.nii.ac.jp/crid/1381418521225332745","@type":"Researcher","foaf:name":[{"@value":"C. Kuo"}]},{"@id":"https://cir.nii.ac.jp/crid/1381418521225332737","@type":"Researcher","foaf:name":[{"@value":"K. Asano"}]},{"@id":"https://cir.nii.ac.jp/crid/1381418521225332740","@type":"Researcher","foaf:name":[{"@value":"H. Takeuchi"}]},{"@id":"https://cir.nii.ac.jp/crid/1381418521225332741","@type":"Researcher","foaf:name":[{"@value":"J. Kedzierski"}]},{"@id":"https://cir.nii.ac.jp/crid/1381418521225332738","@type":"Researcher","foaf:name":[{"@value":"Wen-Chin Lee"}]},{"@id":"https://cir.nii.ac.jp/crid/1581417125021413760","@type":"Researcher","foaf:name":[{"@value":"D. Hisamoto"}]}],"publication":{"publicationIdentifier":[{"@type":"PISSN","@value":"00189383"}],"prism:publicationName":[{"@value":"IEEE Transactions on Electron Devices"}],"dc:publisher":[{"@value":"Institute of Electrical and Electronics Engineers (IEEE)"}],"prism:publicationDate":"2000","prism:volume":"47","prism:number":"12","prism:startingPage":"2320","prism:endingPage":"2325"},"reviewed":"false","dc:rights":["https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html"],"url":[{"@id":"http://xplorestaging.ieee.org/ielx5/16/19165/00887014.pdf?arnumber=887014"}],"createdAt":"2002-08-24","modifiedAt":"2021-11-29","relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1050282813903893888","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Channel doping concentration and cell program state dependence on random telegraph noise spatial and statistical distribution in 30 nm NAND flash memory"}]},{"@id":"https://cir.nii.ac.jp/crid/1050304161925800960","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Science of 2.5 dimensional materials: paradigm shift of materials science toward future social innovation"}]},{"@id":"https://cir.nii.ac.jp/crid/1050845763857314560","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Number of traps and trap depth position on statistical distribution of random telegraph noise in scaled NAND flash memory"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003446834358656","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Enhancing Noise Margins of Fin-Type Field Effect Transistor Static Random Access Memory Cell by Using Threshold Voltage-Controllable Flexible-Pass-Gates"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003446852640256","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Improvement of Metal–Oxide Semiconductor Interface Characteristics in Complementary Metal–Oxide Semiconductor on Si(111) by Combination of Fluorine Implantation and Long-Time Hydrogen Annealing"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003446852910336","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Novel Gate-All-Around Metal–Oxide–Semiconductor Field Effect Transistors with Self-Aligned Structure"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003446855374080","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Enhancement of Current Drivability of Nanograting Polycrystalline Silicon Thin-Film Transistors"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003446855668992","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Improvement of Thickness Uniformity of Silicon on Insulator Layer by Numerically Controlled Sacrificial Oxidation Using Atmospheric-Pressure Plasma with Electrode Array System"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003446856862464","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Characteristics of Defect Generation and Breakdown in SiO<sub>2</sub> for Polycrystalline Silicon Channel Field-Effect Transistor"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003446856863744","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Experimental Comparisons between Tetrakis(dimethylamino)titanium Precursor-Based Atomic-Layer-Deposited and Physical-Vapor-Deposited Titanium–Nitride Gate for High-Performance Fin-Type Metal–Oxide–Semiconductor Field-Effect Transistors"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003449885612800","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Characteristics of Defect Generation and Breakdown in SiO<sub>2</sub>for Polycrystalline Silicon Channel Field-Effect Transistor"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003449885625216","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Fabrication of Floating-Gate-Type Fin-Channel Double- and Tri-Gate Flash Memories and Comparative Study of Their Electrical Characteristics"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003449887058560","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Gate Structure Dependence of Variability in Polycrystalline Silicon Fin-Channel Flash Memories"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003449887201536","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Structural Dependence of Source-and-Drain Series Resistance on Saturation Drain Current for Sub-20 nm Metal–Oxide–Semiconductor Field-Effect Transistors"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003449890401664","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Evolution of secondary defects in arsenic implanted Si"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003449890442752","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Properties of c-axis-aligned crystalline indium–gallium–zinc oxide field-effect transistors fabricated through a tapered-trench gate process"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003449891543424","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Graphene devices based on laser scribing technology"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003449891701376","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Anisotropic selective etching between SiGe and Si"}]},{"@id":"https://cir.nii.ac.jp/crid/1360005519345761408","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"The transport properties of InAs nanowires: an introduction to MnAs/InAs heterojunction nanowires for spintronics"}]},{"@id":"https://cir.nii.ac.jp/crid/1360013168739703808","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Versatile Post-Doping toward Two-Dimensional Semiconductors"}]},{"@id":"https://cir.nii.ac.jp/crid/1360283690368242176","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Scaling MOSFETs to 10 nm: Coulomb effects, source starvation, and virtual source model"}]},{"@id":"https://cir.nii.ac.jp/crid/1360283694714457216","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Material engineering for silicon tunnel field-effect transistors: isoelectronic trap technology"}]},{"@id":"https://cir.nii.ac.jp/crid/1360284921829959424","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Performance Enhancement by Local Strain in <110> Channel n-Channel Metal–Oxide–Semiconductor Field-Effect Transistors on (111) Substrate"}]},{"@id":"https://cir.nii.ac.jp/crid/1360284921833138048","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"A Three-Dimensional Simulation Study of Source/Drain-Tied Double-Gate Fin Field-Effect Transistor Design for 16-nm Half-Pitch Technology Generation and Beyond"}]},{"@id":"https://cir.nii.ac.jp/crid/1360284921833573632","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Experimental and Analytical Characterization of Dual-Gated Germanium Junctionless p-Channel Metal–Oxide–Semiconductor Field-Effect Transistors"}]},{"@id":"https://cir.nii.ac.jp/crid/1360284921833700864","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Fabrication and Characterization of NOR-Type Tri-Gate Flash Memory with Improved Inter-Poly Dielectric Layer by Rapid Thermal Oxidation"}]},{"@id":"https://cir.nii.ac.jp/crid/1360284921833702400","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Experimental Study of Floating-Gate-Type Metal–Oxide–Semiconductor Capacitors with Nanosize Triangular Cross-Sectional Tunnel Areas for Low Operating Voltage Flash Memory Application"}]},{"@id":"https://cir.nii.ac.jp/crid/1360284924859724672","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Study on random telegraph noise of high-\n                    <i>κ</i>\n                    /metal-gate gate-all-around poly-Si nanowire transistors"}]},{"@id":"https://cir.nii.ac.jp/crid/1360284924862767616","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Investigation of Relationship between Interface State and Random Telegraph Noise Using Metal–Oxide–Semiconductor Field-Effect Transistors Fabricated on Si(100), (110), and (111) Substrates"}]},{"@id":"https://cir.nii.ac.jp/crid/1360284924865688320","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Experimental study of three-dimensional fin-channel charge trapping flash memories with titanium nitride and polycrystalline silicon gates"}]},{"@id":"https://cir.nii.ac.jp/crid/1360284924866567424","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Channel shape and interpoly dielectric material effects on electrical characteristics of floating-gate-type three-dimensional fin channel flash memories"}]},{"@id":"https://cir.nii.ac.jp/crid/1360284924867119872","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Impact of extension implantation conditions of fin field-effect transistors on gate-induced drain leakage"}]},{"@id":"https://cir.nii.ac.jp/crid/1360284924868055296","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Direct observation for atomically flat and ordered vertical {111} side-surfaces on three-dimensionally figured Si(110) substrate using scanning tunneling microscopy"}]},{"@id":"https://cir.nii.ac.jp/crid/1360284924868590080","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Electric transport properties for three-dimensional angular-interconnects of Au wires crossing facet edges of atomically-flat Si{111} surfaces"}]},{"@id":"https://cir.nii.ac.jp/crid/1360285707489357056","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Fin width dependence on gate controllability of InGaAs channel FinFETs with regrown source/drain"}]},{"@id":"https://cir.nii.ac.jp/crid/1360285710377426176","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Fin-Height Effect on Poly-Si/PVD-TiN Stacked-Gate FinFET Performance"}]},{"@id":"https://cir.nii.ac.jp/crid/1360290617508365312","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Si photonic waveguides with broken symmetries: applications from modulators to quantum simulations"}]},{"@id":"https://cir.nii.ac.jp/crid/1360290617842155904","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Quantum-mechanical effect in atomically thin MoS\n                    <sub>2</sub>\n                    FET"}]},{"@id":"https://cir.nii.ac.jp/crid/1360566396808744832","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Performance Enhancement in Multi Gate Tunneling Field Effect Transistors by Scaling the Fin-Width"}]},{"@id":"https://cir.nii.ac.jp/crid/1360566396810733440","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Investigation of Relationship between Interface State and Random Telegraph Noise Using Metal–Oxide–Semiconductor Field-Effect Transistors Fabricated on Si(100), (110), and (111) Substrates"}]},{"@id":"https://cir.nii.ac.jp/crid/1360566399835472128","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Quantum Dipole Effects in a Silicon Transistor under High Electric Fields"}]},{"@id":"https://cir.nii.ac.jp/crid/1360566399838605568","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"A Three-Dimensional Simulation Study of Source/Drain-Tied Double-Gate Fin Field-Effect Transistor Design for 16-nm Half-Pitch Technology Generation and Beyond"}]},{"@id":"https://cir.nii.ac.jp/crid/1360566399839974400","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"An Improved Compact Model for Doped Double-Gate Metal–Oxide–Semiconductor Field-Effect Transistors Using a Rigorous Perturbation Method and Higher-Order Correction"}]},{"@id":"https://cir.nii.ac.jp/crid/1360566399841570688","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Atomic Layer Deposition of SiO<sub>2</sub> for the Performance Enhancement of Fin Field Effect Transistors"}]},{"@id":"https://cir.nii.ac.jp/crid/1360566399842362880","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Low-cost and scalable embedded nonvolatile memory using quasi-planar bulk transistor with standard CMOS gate stacks"}]},{"@id":"https://cir.nii.ac.jp/crid/1360567182466078080","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Impact of residual defects caused by extension ion implantation in FinFETs on parasitic resistance and its fluctuation"}]},{"@id":"https://cir.nii.ac.jp/crid/1360567187957022208","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"New materials for post-Si computing: Ge and GeSn devices"}]},{"@id":"https://cir.nii.ac.jp/crid/1360568694368827008","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Self-heating-aware cell design for p/n-vertically-integrated nanowire on FinFET beyond 3 nm technology node"}]},{"@id":"https://cir.nii.ac.jp/crid/1360572092818835328","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Understanding interface properties in 2D heterostructure FETs"}]},{"@id":"https://cir.nii.ac.jp/crid/1360847871782191360","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Empirical Quantitative Modeling of Threshold Voltage of Sub-50-nm Double-Gate Silicon-on-Insulator Metal–Oxide–Semiconductor Field-Effect Transistor"}]},{"@id":"https://cir.nii.ac.jp/crid/1360847871782835200","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Fabrication of a Vertical-Channel Double-Gate Metal–Oxide–Semiconductor Field-Effect Transistor Using a Neutral Beam Etching"}]},{"@id":"https://cir.nii.ac.jp/crid/1360847871784770432","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Modeling of Subthreshold Swing and Analysis of Short-Channel Effects in Double-Gate Metal Oxide Semiconductor Field-Effect Transistors"}]},{"@id":"https://cir.nii.ac.jp/crid/1360847871786764288","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"A New Rounded Edge Fin Field Effect Transistor for Improving Self-Heating Effects"}]},{"@id":"https://cir.nii.ac.jp/crid/1360847874816690048","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"1/f Noise Characteristics of Fin-Type Field-Effect Transistors in Saturation Region"}]},{"@id":"https://cir.nii.ac.jp/crid/1360847874819072128","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Influence of work function variation of metal gates on fluctuation of sub-threshold drain current for fin field-effect transistors with undoped channels"}]},{"@id":"https://cir.nii.ac.jp/crid/1360847874819078912","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"A quasi two-dimensional compact model for trapezoidal FinFETs with non-uniform doping profiles using the perturbation method"}]},{"@id":"https://cir.nii.ac.jp/crid/1360847874819084544","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"The influence of post-etch InGaAs fin profile on electrical performance"}]},{"@id":"https://cir.nii.ac.jp/crid/1360847874819586688","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Influence of corner effect on performance of three-dimensional tunnel field-effect transistor"}]},{"@id":"https://cir.nii.ac.jp/crid/1360848658851062912","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Phonon conduction in silicon nanobeams"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204376150912","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"FinFET-Based Flex-Vth SRAM Design for Drastic Standby-Leakage-Current Reduction"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204453307136","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@language":"ja","@value":"微細トランジスタ技術と信頼性(3次元構造トランジスタ)(先端LSI技術と信頼性)"},{"@language":"en","@value":"Scaled MOSFET Technology and Reliability (3 Dimensional Structure MOSFETs)(Advanced LSI Technology and its Reliability)"},{"@value":"微細トランジスタ技術と信頼性--3次元構造トランジスタ"},{"@language":"ja-Kana","@value":"ビサイ トランジスタ ギジュツ ト シンライセイ 3ジゲン コウゾウ トランジスタ"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204994730240","@type":"Article","relationType":["isReferencedBy","isCitedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"The History and the Future Trend of the Semiconductor Devices"},{"@language":"ja","@value":"半導体デバイスの歴史と今後の展開"},{"@value":"半導体デバイスの歴史と今後の展開--微細化と三次元化の流れ"},{"@language":"ja-Kana","@value":"ハンドウタイ デバイス ノ レキシ ト コンゴ ノ テンカイ ビサイカ ト 3ジゲンカ ノ ナガレ"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001205186678144","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Development of a Certified Reference Material with Delta-Doped Boron Nitride Layers for Surface Depth-Profile Analysis"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001205212794240","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Structure optimization for timing in nano scale FinFET"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001205755481984","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Simulation of Electron Transport in Atomic Monolayer Semiconductor FETs"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001206263701760","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A High-Aspect-Ratio Silicon Gate Formation Technique for Beam-Channel MOS Transistor with Impurity-Enhanced Oxidation"},{"@language":"ja-Kana","@value":"High Aspect Ratio Silicon Gate Formation Technique for Beam Channel MOS Transistor with Impurity Enhanced Oxidation"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001206263705216","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"P-Channel Vertical Double-Gate MOSFET Fabricated by Utilizing Ion-Bombardment-Retarded Etching Processs"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001206266236544","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Two-Dimensional Quantum-Mechanical Modeling and Simulation of Strained-Si Fin Field Effect Transistor (FinFET) on SiGe-On-Insulator"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001206266875136","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Self-Aligned Planar Double-Gate Field-Effect Transistors Fabricated by a Source/Drain First Process"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282679354716416","@type":"Article","relationType":["isReferencedBy","isCitedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Comparative Analysis of Bandgap-Engineered Pillar Type Flash Memory with HfO<sub>2</sub> and S<sub>3</sub>N<sub>4</sub> as Trapping Layer"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282679356141440","@type":"Article","relationType":["isReferencedBy","isCitedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"High-Frequency Precise Characterization of Intrinsic FinFET Channel"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282680163256832","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Nano-Scale Characterization of Poly-Si Gate on High-k Gate Stack Structures by Scanning Photoemission Microscopy"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282681240621184","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Nanoscale Device Modeling and Simulation: Fin Field-Effect Transistor (FinFET)"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282681242890624","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Demonstration of Dopant Profiling in Ultrathin Channels of Vertical-Type Double-Gate Metal-Oxide-Semiconductor Field-Effect-Transistor by Scanning Nonlinear Dielectric Microscopy"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282681435673216","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"ja","@value":"ゲートスタック技術"},{"@language":"en","@value":"Gate Stack Technology"},{"@language":"ja-Kana","@value":"ゲートスタック ギジュツ"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282681436010368","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Challenges and Prospect of High-.KAPPA. Gate Dielectrics Technology"},{"@language":"ja","@value":"「ゲート絶縁膜／Ｓｉ界面の評価」高誘電率ゲート絶縁膜技術の課題と動向"}]},{"@id":"https://cir.nii.ac.jp/crid/1520009407430309248","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"Advanced Poly-Si TFT with Fin-Like Channels"},{"@language":"ja-Kana","@value":"Advanced Poly Si TFT with Fin Like Channels"}]},{"@id":"https://cir.nii.ac.jp/crid/1520009407742005888","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"Investigation of Gate Misalignment Effects in FinFETs"},{"@language":"ja-Kana","@value":"Investigation of Gate Misalignment Effects in FinFETs"}]},{"@id":"https://cir.nii.ac.jp/crid/1520009408643846016","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"独立したゲートを持つダブルゲートトランジスタを用いたLSIの新設計法"},{"@language":"ja-Kana","@value":"ドクリツシタ ゲート オ モツ ダブルゲート トランジスタ オ モチイタ LSI ノ シンセッケイホウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520009408887385088","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"独立したゲートをもつダブルゲートトランジスタによるシステムLSIの新レイアウト設計法"},{"@language":"ja-Kana","@value":"ドクリツシタ ゲート オ モツ ダブルゲート トランジスタ ニ ヨル システム LSI ノ シン レイアウト セッケイホウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520009408939540224","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"独立したゲートを持つダブルゲートトランジスタを用いたシステムLSIの新レイアウト設計法"},{"@language":"ja-Kana","@value":"ドクリツシタ ゲート オ モツ ダブルゲート トランジスタ オ モチイタ システム LSI ノ シン レイアウト セッケイホウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520009409404764672","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"Characterization of Conductance Switching in Schottky-Wrap-Gate-Controlled Quantum Wire Transistors in A-Few-Electron Regime"},{"@language":"ja-Kana","@value":"Characterization of Conductance Switching in Schottky Wrap Gate Controlled Quantum Wire Transistors in A Few Electron Regime"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290882089863808","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Advantages of densely packed multi-wire transistors with planar gate structure fabricated on low-k buried insulator over planar silicon-on-insulator devices"},{"@language":"ja-Kana","@value":"Advantages of densely packed multi wire transistors with planar gate structure fabricated on low k buried insulator over planar silicon on insulator devices"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290882374924928","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Nanowire field-effect transistor"},{"@language":"ja-Kana","@value":"Nanowire field effect transistor"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290882445444480","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"A New Rounded Edge Fin Field Effect Transistor for Improving Self-Heating Effects"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290882486019840","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Two-dimensional analytical modeling of fully depleted short-channel dual-gate silicon-on-insulator metal oxide semiconductor field effect transistor"},{"@language":"ja-Kana","@value":"Two dimensional analytical modeling of fully depleted short channel dual gate silicon on insulator metal oxide semiconductor field effect transistor"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290883048768768","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"独立したゲートを持つスタック型3次元トランジスタによるシステムLSIの設計法"},{"@language":"ja-Kana","@value":"ドクリツシタ ゲート オ モツ スタックガタ 3ジゲン トランジスタ ニ ヨル システム LSI ノ セッケイホウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290883073313536","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"3次元型トランジスタを用いた各種回路構成の論理回路のパターン面積の縮小効果の検討"},{"@language":"ja-Kana","@value":"3ジゲンガタ トランジスタ オ モチイタ カクシュ カイロ コウセイ ノ ロンリ カイロ ノ パターン メンセキ ノ シュクショウ コウカ ノ ケントウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290883342042624","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Strain distribution around SiO2/Si interface in Si nanowires: a molecular dynamics study"},{"@language":"ja-Kana","@value":"Strain distribution around SiO2 Si interface in Si nanowires a molecular dynamics study"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290883396703488","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"SGTとFinFETを用いた論理回路のパターン面積の比較検討"},{"@language":"ja-Kana","@value":"SGT ト FinFET オ モチイタ ロンリ カイロ ノ パターン メンセキ ノ ヒカク ケントウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290883481011584","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"招待講演 高速・低電力シリコンデバイスの現状と将来"},{"@language":"ja-Kana","@value":"ショウタイ コウエン コウソク テイデンリョク シリコンデバイス ノ ゲンジョウ ト ショウライ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290884243176704","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"3次元型トランジスタによるLSIのパターン面積の縮小効果の検討"},{"@language":"ja-Kana","@value":"3ジゲンガタ トランジスタ ニ ヨル LSI ノ パターン メンセキ ノ シュクショウ コウカ ノ ケントウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520572357085350784","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"FinFET高周波特性の高精度評価に関する研究"},{"@language":"ja-Kana","@value":"FinFET コウシュウハ トクセイ ノ コウセイド ヒョウカ ニ カンスル ケンキュウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520572357833567872","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Physics-Based Determination of Carrier Effective Mass Assumed in Density Gradient Model"},{"@language":"ja-Kana","@value":"Physics Based Determination of Carrier Effective Mass Assumed in Density Gradient Model"}]},{"@id":"https://cir.nii.ac.jp/crid/1520572358561850240","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"3次元型トランジスタFinFETを用いたDTMOS(FinFET型DTMOS)によるシステムLSIの高密度設計法--パターン面積の縮小効果の見積もり"},{"@language":"ja-Kana","@value":"3ジゲンガタ トランジスタ FinFET オ モチイタ DTMOS FinFETガタ DTMOS ニ ヨル システム LSI ノ コウミツド セッケイホウ パターン メンセキ ノ シュクショウ コウカ ノ ミツモリ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520572358570877056","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"低消費電力型デバイスを用いたシステムLSIの設計法"},{"@language":"ja-Kana","@value":"テイショウヒ デンリョクガタ デバイス オ モチイタ システム LSI ノ セッケイホウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520572358725573760","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Fin and recess-channel metal oxide semiconductor field effect transistor for sub-50nm dynamic random access memory cell"},{"@language":"ja-Kana","@value":"Fin and recess channel metal oxide semiconductor field effect transistor for sub 50nm dynamic random access memory cell"}]},{"@id":"https://cir.nii.ac.jp/crid/1520572358899605248","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"3次元トランジスタを用いたシステムLSIのパターン面積の見積もり"},{"@language":"ja-Kana","@value":"3ジゲン トランジスタ オ モチイタ システム LSI ノ パターン メンセキ ノ ミツモリ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520853832147942528","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"三次元型トランジスタを用いた各種回路構成の論理回路のパターン面積の縮小効果の検討"},{"@language":"ja-Kana","@value":"3ジゲンガタ トランジスタ オ モチイタ カクシュ カイロ コウセイ ノ ロンリ カイロ ノ パターン メンセキ ノ シュクショウ コウカ ノ ケントウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520853832509223424","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"FinFETを用いたDTMOS(FinFET型DTMOS)の提案"},{"@language":"ja-Kana","@value":"FinFET オ モチイタ DTMOS FinFETガタ DTMOS ノ テイアン"}]},{"@id":"https://cir.nii.ac.jp/crid/1520853832555133056","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"非対称ホーン形状チャネルにおける電流密度の向上 : EMC-MDシミュレーションによる検討"},{"@language":"ja-Kana","@value":"ヒタイショウ ホーン ケイジョウ チャネル ニ オケル デンリュウ ミツド ノ コウジョウ : EMC-MD シミュレーション ニ ヨル ケントウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520853833147207552","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"独立したゲートをもつスタック型三次元トランジスタによるシステムLSIの設計法"},{"@language":"ja-Kana","@value":"ドクリツシタ ゲート オ モツ スタックガタ 3ジゲン トランジスタ ニ ヨル システム LSI ノ セッケイホウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520853833571477376","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"FinFET型多値フラッシュメモリの動作解析"},{"@language":"ja-Kana","@value":"FinFETガタ タチ フラッシュメモリ ノ ドウサ カイセキ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520853833642666752","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Performance comparison between asymmetric polycrystalline silicon gate and TiN gate fin-shaped field effect transistors"},{"@language":"ja-Kana","@value":"Performance comparison between asymmetric polycrystalline silicon gate and TiN gate fin shaped field effect transistors"}]},{"@id":"https://cir.nii.ac.jp/crid/1520853833693701504","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"3次元型トランジスタ導入によるLSIの高密度化の検討"},{"@language":"ja-Kana","@value":"3ジゲンガタ トランジスタ ドウニュウ ニ ヨル LSI ノ コウミツドカ ノ ケントウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1521136280547300736","@type":"Article","relationType":["isReferencedBy","isCitedBy"],"jpcoar:relatedTitle":[{"@value":"Fabrication of four-terminal fin field-effect transistors with asymmetric gate-oxide thickness using an anisotropic oxidation process with a neutral beam"},{"@language":"ja-Kana","@value":"Fabrication of four terminal fin field effect transistors with asymmetric gate oxide thickness using an anisotropic oxidation process with a neutral beam"}]},{"@id":"https://cir.nii.ac.jp/crid/1522262180556483584","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"Improvement of Metal-Oxide Semiconductor Interface Caracteristics in Complementary Metal-Oxide Semiconductor on Si(111) by Combination of Fluorine Implantation and Long-Time Hydrogen Annealing"},{"@language":"ja-Kana","@value":"Improvement of Metal Oxide Semiconductor Interface Caracteristics in Complementary Metal Oxide Semiconductor on Si 111 by Combination of Fluorine Implantation and Long Time Hydrogen Annealing"}]},{"@id":"https://cir.nii.ac.jp/crid/1570009752619885824","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Parasitic Effects in Multi-Gate MOSFETs"}]},{"@id":"https://cir.nii.ac.jp/crid/1570572702628885760","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@language":"ja","@value":"各種3次元型トランジスタを用いたシステムLSIのパターン設計法"},{"@language":"en","@value":"Study of stacked type high-speed, low-cost non-volatile semiconductor memory"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854175648364032","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Fully-depleted ultra narrow (-10nm) body Gate-All-Around CMOS transistors"}]},{"@id":"https://cir.nii.ac.jp/crid/1572543025046171264","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Future SOI Technology and Devices"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824500241937792","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Fabrication of a Vertical-Channel Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor Using a Neutral Beam Etching"}]},{"@id":"https://cir.nii.ac.jp/crid/1573387450425753856","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Two-Dimensional Quantum Mechanical Modeling of Strained-Si FinFETs on SiGe-On-Insulator(SGOI)"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950400392228352","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Novel Gate-All-Around MOSFETs with Self-Aligned Structure"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1109/16.887014"},{"@type":"CIA","@value":"80012168287"},{"@type":"CROSSREF","@value":"10.1143/apex.2.054502_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.52.06ge01_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.52.071302_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.46.2046_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.46.5715_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.48.04c054_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.48.104501_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.49.04dj11_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.49.08jj04_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.49.104202_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.51.04da03_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.51.06fe19_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.51.06ff01_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.54.04dd04_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.55.04ee08_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1088/1361-6463/ab88e8_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1587/transele.e95.c.831_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1021/acsnano.1c04584_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.44.2400_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.43.2156_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.45.l108_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.45.689_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.45.l279_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1007/s10825-009-0277-z_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1557/mrc.2017.63_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.53.04ed16_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/apex.3.096502_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.48.054505_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.50.084301_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.50.124303_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.51.04dd03_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.50.124303_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.51.04da03_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.53.064304_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.55.045504_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.55.04eb01_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.55.04eg09_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.56.111301_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1380/jsssj.26.242_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1380/ejssnt.2011.224_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1587/transele.e95.c.752_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7566/jpsj.87.094801_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.35848/1347-4065/ab85ad_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1088/2053-1583/ab42c0_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1109/ted.2011.2181385_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/1347-4065/ab5b67_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.52.04cc17_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.52.116503_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.53.04ec13_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.46.3277_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.51.04da02_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.51.04da05_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1557/mrs.2014.163_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.50.084301_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.54.04dd02_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.57.04fa01_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.57.090303_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.35848/1347-4065/ab6d83_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1088/1361-6641/aba287_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.43.3784_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.43.2145_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.51.06ff01_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.51.06fe19_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.51.114001_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.52.04cc23_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.53.04ec11_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.53.04ec17_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.53.04ec20_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1063/1.4983790_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.46.2629_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.47.4975_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.49.04dc10_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.51.04da02_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.51.04da05_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.51.04dd03_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.51.114001_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.7567/jjap.57.06jc04_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1541/ieejjournal.128.151_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1016/j.sse.2016.09.009_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1080/14686996.2022.2062576_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.44.2680_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.44.l147_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1143/jjap.45.3074_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.15748/jasse.2.127_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1380/jsssj.33.600_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1380/ejssnt.2016.125_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1016/j.sse.2017.03.014_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"},{"@type":"CROSSREF","@value":"10.1587/elex.12.20150297_references_DOI_I6yiwNtZOtHknBSdKTJUIhelEmT"}]}