{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1361418521454551808.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.1109/tc.1980.1675566"}},{"identifier":{"@type":"URI","@value":"http://xplorestaging.ieee.org/ielx5/12/35192/01675566.pdf?arnumber=1675566"}}],"dc:title":[{"@value":"A Systematically Designed Binary Array Processor"}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1381418521454551808","@type":"Researcher","foaf:name":[{"@value":"Reeves"}]}],"publication":{"publicationIdentifier":[{"@type":"PISSN","@value":"00189340"}],"prism:publicationName":[{"@value":"IEEE Transactions on Computers"}],"dc:publisher":[{"@value":"Institute of Electrical and Electronics Engineers (IEEE)"}],"prism:publicationDate":"1980-04","prism:volume":"C-29","prism:number":"4","prism:startingPage":"278","prism:endingPage":"287"},"reviewed":"false","dc:rights":["https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html"],"url":[{"@id":"http://xplorestaging.ieee.org/ielx5/12/35192/01675566.pdf?arnumber=1675566"}],"createdAt":"2007-09-04","modifiedAt":"2021-11-29","relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1360852798577441024","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"LSI‐oriented scanning systems using tree structures"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1109/tc.1980.1675566"},{"@type":"CROSSREF","@value":"10.1002/ecjb.4420750308_references_DOI_PXWbWpIjBkk7CCPTySND5It4gi4"}]}