{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1361699993766039680.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.1109/esscir.2006.307618"}},{"identifier":{"@type":"URI","@value":"http://xplorestaging.ieee.org/ielx5/4099684/4099685/04099791.pdf?arnumber=4099791"}}],"dc:title":[{"@value":"A 5-bit 1-GS/s Flash-ADC in 0.13-¿m CMOS Using Active Interpolation"}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1381699993766039809","@type":"Researcher","foaf:name":[{"@value":"Olli Viitala"}]},{"@id":"https://cir.nii.ac.jp/crid/1381699993766039808","@type":"Researcher","foaf:name":[{"@value":"Saska Lindfors"}]},{"@id":"https://cir.nii.ac.jp/crid/1381699993766039810","@type":"Researcher","foaf:name":[{"@value":"Kari Halonen"}]}],"publication":{"publicationIdentifier":[{"@type":"PISSN","@value":"19308833"}],"prism:publicationName":[{"@value":"2006 Proceedings of the 32nd European Solid-State Circuits Conference"}],"dc:publisher":[{"@value":"IEEE"}],"prism:publicationDate":"2006-09","prism:startingPage":"412","prism:endingPage":"415"},"reviewed":"false","url":[{"@id":"http://xplorestaging.ieee.org/ielx5/4099684/4099685/04099791.pdf?arnumber=4099791"}],"createdAt":"2007-02-28","modifiedAt":"2017-03-15","relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1390001204377820544","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A 7-bit 1-GS/s Flash ADC with Background Calibration"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282679351518208","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A 5-bit 4.2-GS/s Flash ADC in 0.13-.MU.m CMOS Process"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1109/esscir.2006.307618"},{"@type":"CROSSREF","@value":"10.1587/transele.e92.c.258_references_DOI_aE4iaOzhmKjsEdcu97orJTLs45p"},{"@type":"CROSSREF","@value":"10.1587/transele.e97.c.298_references_DOI_aE4iaOzhmKjsEdcu97orJTLs45p"}]}