{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1362825895321783296.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.7551/mitpress/4317.001.0001"}}],"dc:title":[{"@value":"Logic Testing and Design for Testability"}],"description":[{"type":"abstract","notation":[{"@value":"<jats:p>Design for testability techniques offer one approach toward alleviating this situation by adding enough extra circuitry to a circuit or chip to reduce the complexity of testing.</jats:p>\n               <jats:p>Today's computers must perform with increasing reliability, which in turn depends on the problem of determining whether a circuit has been manufactured properly or behaves correctly. However, the greater circuit density of VLSI circuits and systems has made testing more difficult and costly. This book notes that one solution is to develop faster and more efficient algorithms to generate test patterns or use design techniques to enhance testability - that is, \"design for testability.\" Design for testability techniques offer one approach toward alleviating this situation by adding enough extra circuitry to a circuit or chip to reduce the complexity of testing. Because the cost of hardware is decreasing as the cost of testing rises, there is now a growing interest in these techniques for VLSI circuits.The first half of the book focuses on the problem of testing: test generation, fault simulation, and complexity of testing. The second half takes up the problem of design for testability: design techniques to minimize test application and/or test generation cost, scan design for sequential logic circuits, compact testing, built-in testing, and various design techniques for testable systems.</jats:p>\n               <jats:p>Logic Testing and Design for Testability is included in the Computer Systems Series, edited by Herb Schwetman.</jats:p>"}]}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1382825895321783296","@type":"Researcher","foaf:name":[{"@value":"Hideo Fujiwara"}]}],"publication":{"publicationIdentifier":[{"@type":"ISBN","@value":"9780262256186"}],"prism:publicationName":[{"@value":"Logic Testing and Design for Testability"}],"dc:publisher":[{"@value":"The MIT Press"}],"prism:publicationDate":"1985-07-31"},"reviewed":"false","createdAt":"2019-03-29","modifiedAt":"2024-06-27","relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1360004235297929344","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Delay fault ATPG for F-scannable RTL circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1360285710151017472","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"A Method of LFSR Seed Generation for Scan-Based BIST Using Constrained ATPG"}]},{"@id":"https://cir.nii.ac.jp/crid/1360285710380179712","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Constrained ATPG for functional RTL circuits using F-Scan"}]},{"@id":"https://cir.nii.ac.jp/crid/1360567185275979136","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"An approach to LFSR-based X-masking for built-in self-test"}]},{"@id":"https://cir.nii.ac.jp/crid/1361978698484579968","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"A nonscan DFT method for RTL circuits based on fixed‐control testability"}]},{"@id":"https://cir.nii.ac.jp/crid/1362823123414089984","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Test point insertion methods to reduce the number of ATPG patterns"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204377378432","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Differential Behavior Equivalent Classes of Shift Register Equivalents for Secure and Testable Scan Design"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204378381184","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A Test Compaction Oriented Don't Care Identification Method Based on X-bit Distribution"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204378862592","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A Fault Dependent Test Generation Method for State-Observable FSMs to Increase Defect Coverage under the Test Length Constraint"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204379436672","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Generalized Feed Forward Shift Registers and Their Application to Secure Scan Design"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204379976192","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Synthesis and Enumeration of Generalized Shift Registers for Strongly Secure SR-Equivalents"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204380113792","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"F-Scan: A DFT Method for Functional Scan at RTL"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282679354270336","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Properties of Generalized Feedback Shift Registers for Secure Scan Design"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282679355104768","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Strongly Secure Scan Design Using Generalized Feed Forward Shift Registers"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282679356494720","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Realization of SR-Equivalents Using Generalized Shift Registers for Secure Scan Design"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282680268967168","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Secure and Testable Scan Design Utilizing Shift Register Quasi-equivalents"}]},{"@id":"https://cir.nii.ac.jp/crid/1390588910413406592","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A Multiple Target Seed Generation Method for Random Pattern Resistant Faults on Built-In Self-Test"}]},{"@id":"https://cir.nii.ac.jp/crid/1390848250108908800","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Universal Testing for Linear Feed-Forward/Feedback Shift Registers"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.7551/mitpress/4317.001.0001"},{"@type":"CROSSREF","@value":"10.1587/transinf.e96.d.1994_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1109/latw.2017.7906741_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1587/transinf.e96.d.1125_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1587/transinf.2015edl8183_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1587/transinf.2016edl8046_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1109/test.2010.5699265_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1587/transfun.2025vlp0005_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1587/transinf.e94.d.1430_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1109/cisis.2013.136_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1587/transinf.e93.d.24_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1587/transinf.e94.d.104_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.2197/ipsjtsldm.6.27_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1109/iscit.2010.5665081_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1587/transinf.2017edl8081_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1587/transinf.2019edp7205_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1587/transinf.2015edl8100_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1002/ecjc.10119_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"},{"@type":"CROSSREF","@value":"10.1002/ecjb.20267_references_DOI_4Dnu9jGorPa1j9XDuFrGI0DMh5T"}]}