{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1362825895604106752.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.1021/acs.nanolett.7b01455"}},{"identifier":{"@type":"URI","@value":"https://pubs.acs.org/doi/pdf/10.1021/acs.nanolett.7b01455"}}],"dc:title":[{"@value":"Individual Defects in InAs/InGaAsSb/GaSb Nanowire Tunnel Field-Effect Transistors Operating below 60 mV/decade"}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1382825895604106756","@type":"Researcher","foaf:name":[{"@value":"Markus Hellenbrand"}],"jpcoar:affiliationName":[{"@value":"Department\rof Electrical and Information Technology, Lund University, Lund 221 00, Sweden"}]},{"@id":"https://cir.nii.ac.jp/crid/1382825895604106753","@type":"Researcher","foaf:name":[{"@value":"Elvedin Memisevic"}],"jpcoar:affiliationName":[{"@value":"Department\rof Electrical and Information Technology, Lund University, Lund 221 00, Sweden"}]},{"@id":"https://cir.nii.ac.jp/crid/1382825895604106757","@type":"Researcher","foaf:name":[{"@value":"Axel R. Persson"}],"jpcoar:affiliationName":[{"@value":"Center\rfor Analysis and Synthesis, Lund University, Box 124, 221 00 Lund, Sweden"},{"@value":"NanoLund, Lund University, Box\r118, 22100 Lund, Sweden"}]},{"@id":"https://cir.nii.ac.jp/crid/1382825895604106752","@type":"Researcher","foaf:name":[{"@value":"Erik Lind"}],"jpcoar:affiliationName":[{"@value":"Department\rof Electrical and Information Technology, Lund University, Lund 221 00, Sweden"}]},{"@id":"https://cir.nii.ac.jp/crid/1382825895604106755","@type":"Researcher","foaf:name":[{"@value":"Saurabh Sant"}],"jpcoar:affiliationName":[{"@value":"Integrated\rSystems Laboratory, ETH Zürich, 8092 Zürich, Switzerland"}]},{"@id":"https://cir.nii.ac.jp/crid/1382825895604106758","@type":"Researcher","foaf:name":[{"@value":"Andreas Schenk"}],"jpcoar:affiliationName":[{"@value":"Integrated\rSystems Laboratory, ETH Zürich, 8092 Zürich, Switzerland"}]},{"@id":"https://cir.nii.ac.jp/crid/1382825895604106754","@type":"Researcher","foaf:name":[{"@value":"Lars-Erik Wernersson"}],"jpcoar:affiliationName":[{"@value":"Department\rof Electrical and Information Technology, Lund University, Lund 221 00, Sweden"}]},{"@id":"https://cir.nii.ac.jp/crid/1382825895604106760","@type":"Researcher","foaf:name":[{"@value":"Reine Wallenberg"}],"jpcoar:affiliationName":[{"@value":"Center\rfor Analysis and Synthesis, Lund University, Box 124, 221 00 Lund, Sweden"},{"@value":"NanoLund, Lund University, Box\r118, 22100 Lund, Sweden"}]},{"@id":"https://cir.nii.ac.jp/crid/1382825895604106759","@type":"Researcher","foaf:name":[{"@value":"Johannes Svensson"}],"jpcoar:affiliationName":[{"@value":"Department\rof Electrical and Information Technology, Lund University, Lund 221 00, Sweden"}]}],"publication":{"publicationIdentifier":[{"@type":"PISSN","@value":"15306984"},{"@type":"EISSN","@value":"15306992"}],"prism:publicationName":[{"@value":"Nano Letters"}],"dc:publisher":[{"@value":"American Chemical Society (ACS)"}],"prism:publicationDate":"2017-06-15","prism:volume":"17","prism:number":"7","prism:startingPage":"4373","prism:endingPage":"4380"},"reviewed":"false","url":[{"@id":"https://pubs.acs.org/doi/pdf/10.1021/acs.nanolett.7b01455"}],"createdAt":"2017-06-14","modifiedAt":"2023-04-16","relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1360003449882483456","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Steep switching less than 15 mV dec\n                    <sup>−1</sup>\n                    in silicon-on-insulator tunnel FETs by a trimmed-gate structure"}]},{"@id":"https://cir.nii.ac.jp/crid/1360003449891561472","@type":"Article","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Enhancement of capacitance benefit by drain offset structure in tunnel field-effect transistor circuit speed associated with tunneling probability increase"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1021/acs.nanolett.7b01455"},{"@type":"CROSSREF","@value":"10.7567/jjap.57.04fd13_references_DOI_9oKiUDBDStQmwgFScJHGkeb9FvD"},{"@type":"CROSSREF","@value":"10.7567/1347-4065/ab01d5_references_DOI_9oKiUDBDStQmwgFScJHGkeb9FvD"}]}