{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1363670320613011712.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.1049/ip-vis:20000579"}},{"identifier":{"@type":"URI","@value":"https://digital-library.theiet.org/content/journals/10.1049/ip-vis_20000579?crawler=true&mimetype=application/pdf"}}],"dc:title":[{"@value":"Design and implementation of a high level programming environment for FPGA-based image processing"}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1383670320613011715","@type":"Researcher","foaf:name":[{"@value":"D. Crookes"}]},{"@id":"https://cir.nii.ac.jp/crid/1383670320613011714","@type":"Researcher","foaf:name":[{"@value":"K. Benkrid"}]},{"@id":"https://cir.nii.ac.jp/crid/1383670320613011712","@type":"Researcher","foaf:name":[{"@value":"A. Bouridane"}]},{"@id":"https://cir.nii.ac.jp/crid/1383670320613011716","@type":"Researcher","foaf:name":[{"@value":"K. Alotaibi"}]},{"@id":"https://cir.nii.ac.jp/crid/1383670320613011713","@type":"Researcher","foaf:name":[{"@value":"A. Benkrid"}]}],"publication":{"publicationIdentifier":[{"@type":"PISSN","@value":"1350245X"}],"prism:publicationName":[{"@value":"IEE Proceedings - Vision, Image, and Signal Processing"}],"dc:publisher":[{"@value":"Institution of Engineering and Technology (IET)"}],"prism:publicationDate":"2000","prism:volume":"147","prism:number":"4","prism:startingPage":"377"},"reviewed":"false","url":[{"@id":"https://digital-library.theiet.org/content/journals/10.1049/ip-vis_20000579?crawler=true&mimetype=application/pdf"}],"createdAt":"2002-07-26","modifiedAt":"2021-01-01","relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1361975846022564480","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@value":"Novel Binary Signed-Digit Addition Algorithm for FPGA Implementation"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1049/ip-vis:20000579"},{"@type":"CROSSREF","@value":"10.1142/s0218126620501364_references_DOI_ReEhj8clPBw9BxGd89IqJFhOE4L"}]}