{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1380004235391075845.json","@type":"Researcher","foaf:Person":[{"foaf:name":[{"@value":"Mutsuo Hidaka"}],"foaf:familyName":[{"@value":"Hidaka"}],"foaf:givenName":[{"@value":"Mutsuo"}]}],"product":[{"@id":"https://cir.nii.ac.jp/crid/1360004235391075840","@type":"Article","resourceType":"学術雑誌論文(journal article)","productIdentifier":[{"@type":"DOI","@value":"10.1109/tasc.2014.2382973"},{"@type":"URI","@value":"http://xplorestaging.ieee.org/ielx7/77/6982250/06990569.pdf?arnumber=6990569"}],"notation":[{"@value":"High-Speed Demonstration of Bit-Serial Floating-Point Adders and Multipliers Using Single-Flux-Quantum Circuits"}],"relation":[{"type":"creator"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1109/tasc.2014.2382973_Yq13U7qqRtxtY0wmFLpIvFSVjcA"},{"@type":"OPENAIRE","@value":"doi_dedup___::7f2b2f551e7203aba14b26728c162ead_Yq13U7qqRtxtY0wmFLpIvFSVjcA"}]}