{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1380021390747772802.json","@type":"Researcher","foaf:Person":[{"foaf:name":[{"@value":"Taro Yamashita"}],"foaf:familyName":[{"@value":"Yamashita"}],"foaf:givenName":[{"@value":"Taro"}]}],"career":[{"institution":{"notation":[{"@value":"Department of Electronics, Nagoya University, Nagoya, Japan"}]}}],"product":[{"@id":"https://cir.nii.ac.jp/crid/1360021390747772800","@type":"Article","resourceType":"学術雑誌論文(journal article)","productIdentifier":[{"@type":"DOI","@value":"10.1109/tasc.2023.3249131"},{"@type":"URI","@value":"http://xplorestaging.ieee.org/ielx7/77/10024526/10058134.pdf?arnumber=10058134"}],"notation":[{"@value":"Lowering Latency in a High-Speed Gate-Level-Pipelined Single Flux Quantum Datapath Using an Interleaved Register File"}],"relation":[{"type":"creator"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1109/tasc.2023.3249131_B2LzbNAxzUMb6RfOuacWfKvVHVs"},{"@type":"OPENAIRE","@value":"doi_________::853ff17c7f5fdeba37a0ce431c26fa81_B2LzbNAxzUMb6RfOuacWfKvVHVs"}]}