{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1380021390747781762.json","@type":"Researcher","foaf:Person":[{"foaf:name":[{"@value":"Kento Kitamura"}],"foaf:familyName":[{"@value":"Kitamura"}],"foaf:givenName":[{"@value":"Kento"}]}],"career":[{"institution":{"notation":[{"@value":"Graduate School of Informatics, Kyoto University, Kyoto, Japan"}]}}],"product":[{"@id":"https://cir.nii.ac.jp/crid/1360021390747781760","@type":"Article","resourceType":"学術雑誌論文(journal article)","productIdentifier":[{"@type":"DOI","@value":"10.1109/tasc.2023.3262216"},{"@type":"URI","@value":"http://xplorestaging.ieee.org/ielx7/77/10024526/10081391.pdf?arnumber=10081391"}],"notation":[{"@value":"Wire Length-Matching Aware Placement Method for Rapid Single Flux Quantum Logic Circuits"}],"relation":[{"type":"creator"}]}],"dataSourceIdentifier":[{"@type":"CROSSREF","@value":"10.1109/tasc.2023.3262216_3f7fl5gbeQbDu789nDnvzoROd29"},{"@type":"OPENAIRE","@value":"doi_________::510de65e310a80850f7ba6f037a25cb8_3f7fl5gbeQbDu789nDnvzoROd29"}]}