An implementation of belief propagation decoder with combinational logic reduced for polar codes

DOI Web Site 1 Citations 16 References
  • Yan Yongli
    Institute of Microelectronics of Chinese Academy of Sciences University of Chinese Academy of Sciences
  • Zhang Xuanxuan
    Institute of Microelectronics of Chinese Academy of Sciences University of Chinese Academy of Sciences
  • Wu Bin
    Institute of Microelectronics of Chinese Academy of Sciences

Search this article

Description

<p>In this letter, a combinational logic reduced belief propagation (BP) decoder for polar codes is designed in 55 nm CMOS technology. The authors first introduced the BP decoding algorithm for polar codes, and then analyzed the architectures of the conventional BP decoders. Finally, the hardware implementation with the proposed multiplexed process element architecture is presented. Synthesis results show that the consumption of hardware resources is reduced by 36%. The architecture and circuit techniques reduce the power to 398 mW for an energy efficiency of 292 pJ/b. The throughput is improved to 4.36 Gbps by applying the G-matrix early stopping criteria.</p>

Journal

  • IEICE Electronics Express

    IEICE Electronics Express 16 (15), 20190382-20190382, 2019

    The Institute of Electronics, Information and Communication Engineers

Citations (1)*help

See more

References(16)*help

See more

Keywords

Details 詳細情報について

Report a problem

Back to top