{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1390282679351401344.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"DOI","@value":"10.1587/transele.e94.c.288"}},{"identifier":{"@type":"BIBCODE","@value":"2011IEITE..94..288T"}},{"identifier":{"@type":"URI","@value":"http://www.jstage.jst.go.jp/article/transele/E94.C/3/E94.C_3_288/_pdf"}},{"identifier":{"@type":"NAID","@value":"10028231875"}}],"dc:title":[{"@language":"en","@value":"Layout-Driven Skewed Clock Tree Synthesis for Superconducting SFQ Circuits"}],"dc:language":"en","description":[{"type":"abstract","notation":[{"@language":"en","@value":"In this paper, we propose a method for layout-driven skewed clock tree synthesis for SFQ logic circuits. For a given logic circuit without a clock tree, our algorithm outputs a circuit with a synthesized clock tree and timing adjustments achieving the given clock period and a rough placement of the clocked gates. In the proposed algorithm, clocked gates are grouped into levels and the clock tree is synthesized for each level. For each level, we estimate the clock timing for all possible placements of each gate, and then we search a placement of all gates that minimizes the total number of delay elements for timing adjustment. Once the placement is obtained, we synthesize a clock tree without wire intersections. We applied the proposed method to a moderate size circuit and confirmed that clock trees satisfying given timing requirements can be synthesized automatically."}],"abstractLicenseFlag":"disallow"}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1420845751153780992","@type":"Researcher","personIdentifier":[{"@type":"KAKEN_RESEARCHERS","@value":"70273844"},{"@type":"NRID","@value":"1000070273844"},{"@type":"NRID","@value":"9000380976263"},{"@type":"NRID","@value":"9000404310049"},{"@type":"NRID","@value":"9000403425593"},{"@type":"NRID","@value":"9000398258980"},{"@type":"NRID","@value":"9000388992769"},{"@type":"NRID","@value":"9000004793340"},{"@type":"NRID","@value":"9000404239030"},{"@type":"NRID","@value":"9000311503579"},{"@type":"NRID","@value":"9000388992779"},{"@type":"NRID","@value":"9000016259845"},{"@type":"NRID","@value":"9000404307862"},{"@type":"NRID","@value":"9000406310632"},{"@type":"NRID","@value":"9000388994441"},{"@type":"NRID","@value":"9000388994426"},{"@type":"NRID","@value":"9000370756044"},{"@type":"NRID","@value":"9000404285021"},{"@type":"NRID","@value":"9000404220473"},{"@type":"NRID","@value":"9000272999759"},{"@type":"NRID","@value":"9000404300678"},{"@type":"NRID","@value":"9000243892824"},{"@type":"NRID","@value":"9000388994451"},{"@type":"NRID","@value":"9000006816852"},{"@type":"NRID","@value":"9000324994461"},{"@type":"NRID","@value":"9000404086241"},{"@type":"NRID","@value":"9000399754412"},{"@type":"NRID","@value":"9000402904917"},{"@type":"NRID","@value":"9000305641290"},{"@type":"NRID","@value":"9000404308021"},{"@type":"NRID","@value":"9000400161657"},{"@type":"NRID","@value":"9000004878214"},{"@type":"NRID","@value":"9000300216849"},{"@type":"NRID","@value":"9000404285018"},{"@type":"NRID","@value":"9000378057905"},{"@type":"NRID","@value":"9000072330429"},{"@type":"NRID","@value":"9000004849567"},{"@type":"NRID","@value":"9000016488453"},{"@type":"NRID","@value":"9000324994464"},{"@type":"NRID","@value":"9000402599352"},{"@type":"NRID","@value":"9000243892852"},{"@type":"NRID","@value":"9000243892834"},{"@type":"NRID","@value":"9000404300286"},{"@type":"NRID","@value":"9000404221914"},{"@type":"NRID","@value":"9000403034176"},{"@type":"NRID","@value":"9000004826754"},{"@type":"NRID","@value":"9000356914492"},{"@type":"NRID","@value":"9000242842769"},{"@type":"NRID","@value":"9000404310039"},{"@type":"NRID","@value":"9000404236892"},{"@type":"NRID","@value":"9000404301987"},{"@type":"NRID","@value":"9000243892806"},{"@type":"NRID","@value":"9000398276313"},{"@type":"NRID","@value":"9000257707757"},{"@type":"NRID","@value":"9000388992775"},{"@type":"NRID","@value":"9000004799528"},{"@type":"NRID","@value":"9000404285024"},{"@type":"NRID","@value":"9000257709912"},{"@type":"RESEARCHMAP","@value":"https://researchmap.jp/ktakagi"}],"foaf:name":[{"@language":"en","@value":"TAKAGI Kazuyoshi"}],"jpcoar:affiliationName":[{"@language":"en","@value":"Department of Information Engineering, Nagoya University"},{"@language":"en","@value":"CREST-JST"}]},{"@id":"https://cir.nii.ac.jp/crid/1410282679351401344","@type":"Researcher","personIdentifier":[{"@type":"NRID","@value":"9000017684700"}],"foaf:name":[{"@language":"en","@value":"ITO Yuki"}],"jpcoar:affiliationName":[{"@language":"en","@value":"Department of Information Engineering, Nagoya University"},{"@language":"en","@value":"CREST-JST"}]},{"@id":"https://cir.nii.ac.jp/crid/1410282679351401348","@type":"Researcher","personIdentifier":[{"@type":"NRID","@value":"9000017684701"}],"foaf:name":[{"@language":"en","@value":"TAKESHIMA Shota"}],"jpcoar:affiliationName":[{"@language":"en","@value":"Department of Information Engineering, Nagoya University"},{"@language":"en","@value":"CREST-JST"}]},{"@id":"https://cir.nii.ac.jp/crid/1410282679351401346","@type":"Researcher","personIdentifier":[{"@type":"NRID","@value":"9000017683282"}],"foaf:name":[{"@language":"en","@value":"TANAKA Masamitsu"}],"jpcoar:affiliationName":[{"@language":"en","@value":"Department of Information Engineering, Nagoya University"},{"@language":"en","@value":"CREST-JST"}]},{"@id":"https://cir.nii.ac.jp/crid/1420282801193518464","@type":"Researcher","personIdentifier":[{"@type":"KAKEN_RESEARCHERS","@value":"10171422"},{"@type":"NRID","@value":"1000010171422"},{"@type":"ORCID","@value":"0000-0003-0016-7436"},{"@type":"CINII_AUTHOR_ID","@value":"DA10573069"},{"@type":"URI","@value":"https://ci.nii.ac.jp/author/DA10573069#entity"},{"@type":"URI","@value":"https://viaf.org/viaf/NII%7CDA10573069"},{"@type":"NRID","@value":"9000024692176"},{"@type":"NRID","@value":"9000024692178"},{"@type":"NRID","@value":"9000019954012"},{"@type":"NRID","@value":"9000305588363"},{"@type":"NRID","@value":"9000018327963"},{"@type":"NRID","@value":"9000380976264"},{"@type":"NRID","@value":"9000403425594"},{"@type":"NRID","@value":"9000356599610"},{"@type":"NRID","@value":"9000388992770"},{"@type":"NRID","@value":"9000001475786"},{"@type":"NRID","@value":"9000404239029"},{"@type":"NRID","@value":"9000311503580"},{"@type":"NRID","@value":"9000286971458"},{"@type":"NRID","@value":"9000356650640"},{"@type":"NRID","@value":"9000388992780"},{"@type":"NRID","@value":"9000004976581"},{"@type":"NRID","@value":"9000017684698"},{"@type":"NRID","@value":"9000005100421"},{"@type":"NRID","@value":"9000006920980"},{"@type":"NRID","@value":"9000404307863"},{"@type":"NRID","@value":"9000406310633"},{"@type":"NRID","@value":"9000388994442"},{"@type":"NRID","@value":"9000388994427"},{"@type":"NRID","@value":"9000388994361"},{"@type":"NRID","@value":"9000324987147"},{"@type":"NRID","@value":"9000241439884"},{"@type":"NRID","@value":"9000008219649"},{"@type":"NRID","@value":"9000004798395"},{"@type":"NRID","@value":"9000380963302"},{"@type":"NRID","@value":"9000404285020"},{"@type":"NRID","@value":"9000404220474"},{"@type":"NRID","@value":"9000272999760"},{"@type":"NRID","@value":"9000356598217"},{"@type":"NRID","@value":"9000241952447"},{"@type":"NRID","@value":"9000107322732"},{"@type":"NRID","@value":"9000024714404"},{"@type":"NRID","@value":"9000024714405"},{"@type":"NRID","@value":"9000024701904"},{"@type":"NRID","@value":"9000024701902"},{"@type":"NRID","@value":"9000014658187"},{"@type":"NRID","@value":"9000309984287"},{"@type":"NRID","@value":"9000404300679"},{"@type":"NRID","@value":"9000286971528"},{"@type":"NRID","@value":"9000243892825"},{"@type":"NRID","@value":"9000356601774"},{"@type":"NRID","@value":"9000388994452"},{"@type":"NRID","@value":"9000309985513"},{"@type":"NRID","@value":"9000023512349"},{"@type":"NRID","@value":"9000023512355"},{"@type":"NRID","@value":"9000023389096"},{"@type":"NRID","@value":"9000020610519"},{"@type":"NRID","@value":"9000324994462"},{"@type":"NRID","@value":"9000345380650"},{"@type":"NRID","@value":"9000404086240"},{"@type":"NRID","@value":"9000286971482"},{"@type":"NRID","@value":"9000240076719"},{"@type":"NRID","@value":"9000399754413"},{"@type":"NRID","@value":"9000241952486"},{"@type":"NRID","@value":"9000024533211"},{"@type":"NRID","@value":"9000305641291"},{"@type":"NRID","@value":"9000404308022"},{"@type":"NRID","@value":"9000241957773"},{"@type":"NRID","@value":"9000005818435"},{"@type":"NRID","@value":"9000004878212"},{"@type":"NRID","@value":"9000023309028"},{"@type":"NRID","@value":"9000023309033"},{"@type":"NRID","@value":"9000300216850"},{"@type":"NRID","@value":"9000404285019"},{"@type":"NRID","@value":"9000378057906"},{"@type":"NRID","@value":"9000004849569"},{"@type":"NRID","@value":"9000016488448"},{"@type":"NRID","@value":"9000324994465"},{"@type":"NRID","@value":"9000356600736"},{"@type":"NRID","@value":"9000004433065"},{"@type":"NRID","@value":"9000004999275"},{"@type":"NRID","@value":"9000023309008"},{"@type":"NRID","@value":"9000023309014"},{"@type":"NRID","@value":"9000024555825"},{"@type":"NRID","@value":"9000237869673"},{"@type":"NRID","@value":"9000243892853"},{"@type":"NRID","@value":"9000243892836"},{"@type":"NRID","@value":"9000388992692"},{"@type":"NRID","@value":"9000045498317"},{"@type":"NRID","@value":"9000404300287"},{"@type":"NRID","@value":"9000321617915"},{"@type":"NRID","@value":"9000377386645"},{"@type":"NRID","@value":"9000377385334"},{"@type":"NRID","@value":"9000004792125"},{"@type":"NRID","@value":"9000259862380"},{"@type":"NRID","@value":"9000404221915"},{"@type":"NRID","@value":"9000286971441"},{"@type":"NRID","@value":"9000323834397"},{"@type":"NRID","@value":"9000018528103"},{"@type":"NRID","@value":"9000005819685"},{"@type":"NRID","@value":"9000005817763"},{"@type":"NRID","@value":"9000045431586"},{"@type":"NRID","@value":"9000004826749"},{"@type":"NRID","@value":"9000024707811"},{"@type":"NRID","@value":"9000024707808"},{"@type":"NRID","@value":"9000006903678"},{"@type":"NRID","@value":"9000356914493"},{"@type":"NRID","@value":"9000243892843"},{"@type":"NRID","@value":"9000241957820"},{"@type":"NRID","@value":"9000019238208"},{"@type":"NRID","@value":"9000005820481"},{"@type":"NRID","@value":"9000004801202"},{"@type":"NRID","@value":"9000006915790"},{"@type":"NRID","@value":"9000356600812"},{"@type":"NRID","@value":"9000004954797"},{"@type":"NRID","@value":"9000004802469"},{"@type":"NRID","@value":"9000255006816"},{"@type":"NRID","@value":"9000286971502"},{"@type":"NRID","@value":"9000243892805"},{"@type":"NRID","@value":"9000321615149"},{"@type":"NRID","@value":"9000388992776"},{"@type":"NRID","@value":"9000415161657"},{"@type":"NRID","@value":"9000017683287"},{"@type":"NRID","@value":"9000004799525"},{"@type":"NRID","@value":"9000404285025"},{"@type":"NRID","@value":"9000356598096"},{"@type":"RESEARCHMAP","@value":"https://researchmap.jp/read0012915"}],"foaf:name":[{"@language":"en","@value":"TAKAGI Naofumi"}],"jpcoar:affiliationName":[{"@language":"en","@value":"Department of Communications and Computer Engineering, Kyoto University"},{"@language":"en","@value":"CREST-JST"}]}],"publication":{"publicationIdentifier":[{"@type":"PISSN","@value":"09168524"},{"@type":"EISSN","@value":"17451353"},{"@type":"NCID","@value":"AA10826283"}],"prism:publicationName":[{"@language":"en","@value":"IEICE Transactions on Electronics"},{"@language":"en","@value":"IEICE Trans. Electron."}],"dc:publisher":[{"@language":"en","@value":"The Institute of Electronics, Information and Communication Engineers"},{"@language":"ja","@value":"一般社団法人 電子情報通信学会"}],"prism:publicationDate":"2011","prism:volume":"E94-C","prism:number":"3","prism:startingPage":"288","prism:endingPage":"295"},"reviewed":"false","url":[{"@id":"http://www.jstage.jst.go.jp/article/transele/E94.C/3/E94.C_3_288/_pdf"}],"availableAt":"2011","foaf:topic":[{"@id":"https://cir.nii.ac.jp/all?q=single-flux-quantum%20circuit","dc:title":"single-flux-quantum circuit"},{"@id":"https://cir.nii.ac.jp/all?q=design%20methodology","dc:title":"design methodology"},{"@id":"https://cir.nii.ac.jp/all?q=clock%20tree%20synthesis","dc:title":"clock tree synthesis"},{"@id":"https://cir.nii.ac.jp/all?q=clock%20skew","dc:title":"clock skew"}],"relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1360011144002306432","@type":"Article","relationType":["references","cites"],"jpcoar:relatedTitle":[{"@value":"RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems"}]},{"@id":"https://cir.nii.ac.jp/crid/1360855569902810624","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Design, Implementation and On-Chip High-Speed Test of SFQ Half-Precision Floating-Point Multiplier"}]},{"@id":"https://cir.nii.ac.jp/crid/1363107371321526912","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Planarization Process for Fabricating Multi-Layer Nb Integrated Circuits Incorporating Top Active Layer"}]},{"@id":"https://cir.nii.ac.jp/crid/1363388844351005184","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Graphs, Networks and Algorithms"}]},{"@id":"https://cir.nii.ac.jp/crid/1363388845942819584","@type":"Article","relationType":["references"],"jpcoar:relatedTitle":[{"@value":"Design and Implementation and On-Chip High-Speed Test of SFQ Half-Precision Floating-Point Adders"}]},{"@id":"https://cir.nii.ac.jp/crid/1363951795613491584","@type":"Article","relationType":["references","cites"],"jpcoar:relatedTitle":[{"@value":"A single flux quantum standard logic cell library"}]},{"@id":"https://cir.nii.ac.jp/crid/1364233269708969728","@type":"Article","relationType":["references","cites"],"jpcoar:relatedTitle":[{"@value":"Clock skew optimization"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204376271488","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["references","cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"100 GHz Demonstrations Based on the Single-Flux-Quantum Cell Library for the 10 kA/cm2 Nb Multi-Layer Process"},{"@value":"100 GHz demonstrations based on the single-flux-quantum cell library for the 10 kA cm−2 Nb multi-layer process"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282679354289280","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Nb 9-Layer Fabrication Process for Superconducting Large-Scale SFQ Circuits and Its Process Evaluation"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282679354290688","@type":"Article","resourceType":"学術雑誌論文(journal article)","relationType":["isReferencedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Circuit Description and Design Flow of Superconducting SFQ Logic Circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282681286638336","@type":"Article","relationType":["references","cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A Clock Scheduling Algorithm for High-Throughput RSFQ Digital Circuits"}]},{"@id":"https://cir.nii.ac.jp/crid/1520009408096574336","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"多層配線単一磁束量子回路のための遅延余裕割り当てに基づく配線順序を考慮した配線手法"},{"@language":"ja-Kana","@value":"タソウ ハイセン タンイツジソク リョウシ カイロ ノ タメ ノ チエン ヨユウ ワリアテ ニ モトズク ハイセン ジュンジョ オ コウリョ シタ ハイセン シュホウ"}]},{"@id":"https://cir.nii.ac.jp/crid/1570009750927554560","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Planarization process for fabricating multi-layer Nb integrated circuits incorporating top active layer"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854175857687168","@type":"Article","relationType":["cites"]},{"@id":"https://cir.nii.ac.jp/crid/1571698600787818496","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Design, implementation and on-chip high-speed test of SFQ half-precision floating-point multiplier"}]},{"@id":"https://cir.nii.ac.jp/crid/1574231875578211584","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Design and implementation and on-chip high-speed test of SFQ half-precision floating-point adders"}]}],"dataSourceIdentifier":[{"@type":"JALC","@value":"oai:japanlinkcenter.org:0036391914"},{"@type":"CROSSREF","@value":"10.1587/transele.e94.c.288"},{"@type":"CIA","@value":"10028231875"},{"@type":"OPENAIRE","@value":"doi_dedup___::b5a0d37acf54ea5208d805ea173455d9"},{"@type":"CROSSREF","@value":"10.1587/transele.e97.c.132_references_DOI_9ySpgLhcyJI7PGHK01g5Xmddb6x"},{"@type":"CROSSREF","@value":"10.1587/transele.e97.c.149_references_DOI_9ySpgLhcyJI7PGHK01g5Xmddb6x"}]}