Cost-effective variable node using thermalcode addition for LDPC decoders

DOI Web Site 6 References
  • Yang Po-Hui
    Department of Electronic Engineering, National Yunlin University of Science and Technology
  • Liu Jia-Ping
    Department of Electronic Engineering, National Yunlin University of Science and Technology

Search this article

Description

The current paper presents thermalcode addition technology as applied to an LDPC decoder to replace a variable node unit in the traditional adder. The proposed irregular quantization of thermalcode addition can generate information with regularity, which makes addition to the variable node executable by combinational logic circuit. With the original BER performance, code rate 1/2, and matrix (1296,648) in 802.11n standard, the simulation and logic synthesis results reveal that the presented LDPC decoder can save up to 21% of the hardware area.

Journal

  • IEICE Electronics Express

    IEICE Electronics Express 8 (23), 1948-1953, 2011

    The Institute of Electronics, Information and Communication Engineers

References(6)*help

See more

Keywords

Details 詳細情報について

Report a problem

Back to top