{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1410001204378865153.json","@type":"Researcher","personIdentifier":[{"@type":"NRID","@value":"9000014659475"}],"foaf:Person":[{"foaf:name":[{"@language":"en","@value":"WANG Laung-Terng"}],"foaf:familyName":[{"@language":"en","@value":"WANG"}],"foaf:givenName":[{"@language":"en","@value":"Laung-Terng"}]}],"career":[{"institution":{"notation":[{"@language":"en","@value":"SynTest"}]}}],"product":[{"@id":"https://cir.nii.ac.jp/crid/1050283687642122880","@type":"Article","resourceType":"学術雑誌論文(journal article)","productIdentifier":[{"@type":"HDL","@value":"http://hdl.handle.net/10228/00007570"},{"@type":"URI","@value":"https://kyutech.repo.nii.ac.jp/records/6360"},{"@type":"NAID","@value":"110007503079"}],"notation":[{"@language":"en","@value":"A New Method for Low-Capture-Power Test Generation for Scan Testing"}],"relation":[{"type":"creator"}]},{"@id":"https://cir.nii.ac.jp/crid/1050846637961557248","@type":"Article","resourceType":"学術雑誌論文(journal article)","productIdentifier":[{"@type":"HDL","@value":"http://hdl.handle.net/10228/00007572"},{"@type":"URI","@value":"https://kyutech.repo.nii.ac.jp/records/6362"},{"@type":"NAID","@value":"110007541134"}],"notation":[{"@language":"en","@value":"A Novel ATPG Method for Capture Power Reduction During Scan Testing"}],"relation":[{"type":"creator"}]},{"@id":"https://cir.nii.ac.jp/crid/1390001204378865152","@type":"Article","resourceType":"学術雑誌論文(journal article)","productIdentifier":[{"@type":"DOI","@value":"10.1587/transinf.e93.d.2"},{"@type":"HDL","@value":"http://hdl.handle.net/10228/00007530"},{"@type":"URI","@value":"https://kyutech.repo.nii.ac.jp/records/6320"},{"@type":"URI","@value":"http://www.jstage.jst.go.jp/article/transinf/E93.D/1/E93.D_1_2/_pdf"},{"@type":"NAID","@value":"10026812940"}],"notation":[{"@language":"en","@value":"High Launch Switching Activity Reduction in At-Speed Scan Testing Using CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme"}],"relation":[{"type":"creator"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854177590832000","@type":"Article","productIdentifier":[{"@type":"NAID","@value":"110007538483"}],"notation":[{"@language":"en","@value":"A Per-Test Fault Diagnosis Method Based on the X-Fault Model"}],"relation":[{"type":"creator"}]}],"dataSourceIdentifier":[{"@type":"JALC","@value":"oai:japanlinkcenter.org:0034250340_7ubxgEAJ68f3tsNdYRj2ZJ8W4W6"},{"@type":"IRDB","@value":"oai:irdb.nii.ac.jp:01216:0004344673_3CzpiDqvMJde7KfFbxe3aOR0tu6"},{"@type":"IRDB","@value":"oai:irdb.nii.ac.jp:01216:0004344671_3CzpiDqvMJde7KfFbxe3aOR0tu6"},{"@type":"IRDB","@value":"oai:irdb.nii.ac.jp:01216:0004338567_3CzpiDqvMJde7KfFbxe3aOR0tu6"},{"@type":"CIA","@value":"110007503079_7ubxgEAJ68f3tsNdYRj2ZJ8W4W6"},{"@type":"CIA","@value":"110007538483_7ubxgEAJ68f3tsNdYRj2ZJ8W4W6"},{"@type":"CIA","@value":"110007541134_7ubxgEAJ68f3tsNdYRj2ZJ8W4W6"},{"@type":"CIA","@value":"10026812940_7ubxgEAJ68f3tsNdYRj2ZJ8W4W6"},{"@type":"CROSSREF","@value":"10.1587/transinf.e93.d.2_26phTKcXBSvSLWCdMTgvLrFXBbS"},{"@type":"OPENAIRE","@value":"doi_dedup___::a85c54c2bfdacf31b088daaf1851cf3b_3CzpiDqvMJde7KfFbxe3aOR0tu6"}]}