{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1520009407561376384.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"NDL_BIB_ID","@value":"10490058"}},{"identifier":{"@type":"URI","@value":"http://id.ndl.go.jp/bib/10490058"}},{"identifier":{"@type":"URI","@value":"https://ndlsearch.ndl.go.jp/books/R000000004-I10490058"}},{"identifier":{"@type":"NAID","@value":"110007466302"}}],"dc:title":[{"@value":"ウェーハレベルCSP技術とその内蔵型インダクタへの応用"},{"@language":"ja-Kana","@value":"ウェーハレベル CSP ギジュツ ト ソノ ナイゾウガタ インダクタ エ ノ オウヨウ"}],"dcterms:alternative":[{"@value":"ウェーハレベルCSP技術とその内蔵型インダクタへの応用"},{"@value":"Wafer level CSP technology and application to embedded inductor"},{"@value":"次世代電子機器における先端実装技術と環境調和型実装技術論文特集"},{"@language":"ja-Kana","@value":"ジセダイ デンシ キキ ニ オケル センタン ジッソウ ギジュツ ト カンキョウ チョウワガタ ジッソウ ギジュツ ロンブン トクシュウ"}],"dc:language":"ja","creator":[{"@id":"https://cir.nii.ac.jp/crid/1583950402283486724","@type":"Researcher","personIdentifier":[{"@type":"NRID","@value":"9000014638209"}],"foaf:name":[{"@value":"青木 由隆"}]},{"@id":"https://cir.nii.ac.jp/crid/1583950402283486725","@type":"Researcher","personIdentifier":[{"@type":"NRID","@value":"9000014638210"}],"foaf:name":[{"@value":"岡田 修"}]},{"@id":"https://cir.nii.ac.jp/crid/1583950402283486721","@type":"Researcher","personIdentifier":[{"@type":"NRID","@value":"9000014638211"}],"foaf:name":[{"@value":"桑原 治"}]}],"publication":{"publicationIdentifier":[{"@type":"NDL_BIB_ID","@value":"000000108168"},{"@type":"ISSN","@value":"13452827"},{"@type":"LISSN","@value":"13452827"},{"@type":"NCID","@value":"AA11412446"}],"prism:publicationName":[{"@value":"電子情報通信学会論文誌. C, エレクトロニクス = The IEICE transactions on electronics. C / 電子情報通信学会 編"}],"dc:publisher":[{"@value":"東京 : 電子情報通信学会エレクトロニクスソサイエティ"}],"prism:publicationDate":"2009-11","prism:volume":"92","prism:number":"11","prism:startingPage":"671","prism:endingPage":"679"},"url":[{"@id":"http://id.ndl.go.jp/bib/10490058"},{"@id":"https://ndlsearch.ndl.go.jp/books/R000000004-I10490058"}],"foaf:topic":[{"@id":"https://cir.nii.ac.jp/all?q=WLP","dc:title":"WLP"},{"@id":"https://cir.nii.ac.jp/all?q=%E9%8A%85%E3%83%9D%E3%82%B9%E3%83%88","dc:title":"銅ポスト"},{"@id":"https://cir.nii.ac.jp/all?q=%E5%86%8D%E9%85%8D%E7%B7%9A","dc:title":"再配線"},{"@id":"https://cir.nii.ac.jp/all?q=Low-k","dc:title":"Low-k"},{"@id":"https://cir.nii.ac.jp/all?q=EWLP","dc:title":"EWLP"},{"@id":"https://cir.nii.ac.jp/all?q=%E3%82%A4%E3%83%B3%E3%83%80%E3%82%AF%E3%82%BF","dc:title":"インダクタ"}],"relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1390282679537372928","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Low-Loss, High-Q Spiral Inductor for Wafer Level CSP Using Cu Interconnect Technology with Polyimide Isolation Layer."},{"@value":"ウエハレベルＣＳＰ技術による銅配線，絶縁層を利用した低損失インダクタの実現"},{"@language":"ja-Kana","@value":"ウエハレベル CSP ギジュツ ニ ヨル ドウ ハイセン ゼツエンソウ オ リヨウ シタ テイソンシツ インダクタ ノ ジツゲン"}]},{"@id":"https://cir.nii.ac.jp/crid/1390282679538290944","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Connection Reliability of WL-CSP by the Flip Chip Implementation"},{"@value":"フリップチップ実装によるWL-CSPの接続信頼性"},{"@language":"ja-Kana","@value":"フリップチップ ジッソウ ニ ヨル WL-CSP ノ セツゾク シンライセイ"}]},{"@id":"https://cir.nii.ac.jp/crid/1520853834660003328","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"Embedded Wafer Level Package 実装技術"},{"@language":"ja-Kana","@value":"Embedded Wafer Level Package ジッソウ ギジュツ"}]},{"@id":"https://cir.nii.ac.jp/crid/1524232505295359744","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"ウェハレベルチップサイズパッケージ(W-CSP)におけるインダクタ内蔵技術の開発"},{"@language":"ja-Kana","@value":"ウェハレベルチップサイズパッケージ W CSP ニ オケル インダクタ ナイゾウ ギジュツ ノ カイハツ"}]},{"@id":"https://cir.nii.ac.jp/crid/1570009750942047616","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"プリント配線版の吸湿水の働きとイオンマイグレーション発生プロセス"}]},{"@id":"https://cir.nii.ac.jp/crid/1570291225918759424","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"進化するSiP, チップ表面に再配線層と受動部品形成"}]},{"@id":"https://cir.nii.ac.jp/crid/1570291225918760448","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"世界で初めて機器に搭載カシオが小型と低コストを両立"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854175872180096","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Development of the real chip size package using the wafer level assembly process"}]},{"@id":"https://cir.nii.ac.jp/crid/1571135650848892928","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"WLP high Q symmetric inductor"}]},{"@id":"https://cir.nii.ac.jp/crid/1572261550755735424","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"Wafer Level Package (WLP) 技術"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824501331959296","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Q-Facto definition and evaluation for spiral inductors fabricated using wafer-level CSP technology"}]},{"@id":"https://cir.nii.ac.jp/crid/1573668925639286656","@type":"Article","relationType":["cites"]},{"@id":"https://cir.nii.ac.jp/crid/1573668925639289344","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A novel inductance evaluation method for clip-type inductors and meander inductors under the impedance matched condition"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950400615998080","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"DBGプロセス"}]},{"@id":"https://cir.nii.ac.jp/crid/1574231875592708096","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A BGA type real chip size package using a new encapsulation method"}]},{"@id":"https://cir.nii.ac.jp/crid/1574231875592710656","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"High-Q above-IC inductors and transmission lines-comparison to Cu back-end performance"}]}],"dataSourceIdentifier":[{"@type":"NDL_SEARCH","@value":"oai:ndlsearch.ndl.go.jp:R000000004-I10490058"},{"@type":"CIA","@value":"110007466302"}]}