{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1520009410309754752.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"NDL_BIB_ID","@value":"4436456"}},{"identifier":{"@type":"URI","@value":"http://id.ndl.go.jp/bib/4436456"}},{"identifier":{"@type":"URI","@value":"https://ndlsearch.ndl.go.jp/books/R000000004-I4436456"}},{"identifier":{"@type":"NAID","@value":"110003314941"}}],"dc:title":[{"@value":"Coサリサイド技術"},{"@language":"ja-Kana","@value":"Co サリサイド ギジュツ"}],"dcterms:alternative":[{"@value":"Coサリサイド技術"},{"@value":"サブ0.1μm MOSデバイスの実現に向けたプロセス・デバイス技術論文小特集"},{"@language":"ja-Kana","@value":"サブ 0.1 マイクロm MOS デバイス ノ ジツゲン ニ ムケタ プロセス"}],"dc:language":"ja","creator":[{"@id":"https://cir.nii.ac.jp/crid/1030003658791876613","@type":"Researcher","personIdentifier":[{"@type":"KAKEN_RESEARCHERS","@value":"50526267"},{"@type":"NRID","@value":"1000050526267"},{"@type":"NRID","@value":"9000004964662"},{"@type":"NRID","@value":"9000283513967"},{"@type":"NRID","@value":"9000283513780"}],"foaf:name":[{"@value":"後藤 賢一"}]}],"publication":{"publicationIdentifier":[{"@type":"NDL_BIB_ID","@value":"000000066521"},{"@type":"ISSN","@value":"09151907"},{"@type":"LISSN","@value":"09151907"},{"@type":"NCID","@value":"AN10071294"}],"prism:publicationName":[{"@value":"電子情報通信学会論文誌. C-2, エレクトロニクス. 2, 電子素子・応用 = The Transactions of the Institute of Electronics, Information and Communication Engineers. C-2 / 電子情報通信学会 編"}],"dc:publisher":[{"@value":"東京 : 電子情報通信学会エレクトロニクス ソサイエティ"}],"prism:publicationDate":"1998-03","prism:volume":"81","prism:number":"3","prism:startingPage":"299","prism:endingPage":"306"},"url":[{"@id":"http://id.ndl.go.jp/bib/4436456"},{"@id":"https://ndlsearch.ndl.go.jp/books/R000000004-I4436456"}],"relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1390001206248569344","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Transmission Electron Microscopy Observation of CoSix Spikes in Si Substrates during Co-silicidation Process."},{"@language":"ja-Kana","@value":"Transmission Electron Microscopy Observ"},{"@value":"Transmission Electron Microscopy Observation of CoSi<sub>x</sub> Spikes in Si Substrates  during Co-silicidation Process"}]},{"@id":"https://cir.nii.ac.jp/crid/1520290885250696960","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@value":"0.1μmCMOS用サリサイドプロセスの最適化"},{"@language":"ja-Kana","@value":"0.1 マイクロm CMOSヨウ サリサイド プロセス ノ サイテキカ"}]},{"@id":"https://cir.nii.ac.jp/crid/1570009749138288640","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A manufacturable process for the formation of self aligned cobalt silicide in submicronmeter CMOS technology"}]},{"@id":"https://cir.nii.ac.jp/crid/1570009749138290304","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Nitrogen-doped nickel monosilicide technique for deep submicron CMOS salicide"}]},{"@id":"https://cir.nii.ac.jp/crid/1570291224114999296","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A Ti salicide process for 0.10 μm gate length CMOS technology"}]},{"@id":"https://cir.nii.ac.jp/crid/1570572701704304640","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Comparison of transformation to low-resistivity phase and agglomeration of TiSi_2 and CoSi_2"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854174068418944","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A new titanium salicide process (DIET) for sub-quarter micron CMOS"}]},{"@id":"https://cir.nii.ac.jp/crid/1570854174068422016","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Optimization of salicide process for 0.1 μm CMOS devices"}]},{"@id":"https://cir.nii.ac.jp/crid/1571135651637416192","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A study of the leakage mechanisms of silicided n+/p junctions"}]},{"@id":"https://cir.nii.ac.jp/crid/1571417124021841152","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A new cobalt salicide technology for 0.15 μm CMOS using high-temperature suputtering and in-situ vacuum annealing"}]},{"@id":"https://cir.nii.ac.jp/crid/1571417126658406400","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Morphology and phase stability of TiSi_2 on Si"}]},{"@id":"https://cir.nii.ac.jp/crid/1571980073975262720","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Salicides for 0.10 μm gate lengths : A comparative study of one-step RTP Ti with Mo doping, Ti with pre-amorphization and Co processes"}]},{"@id":"https://cir.nii.ac.jp/crid/1571980073975263872","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A 0.05 μm-CMOS with ultra shallow source/drain junctions fabricated by 5 KeV ion implantation and rapid thermal annealing"}]},{"@id":"https://cir.nii.ac.jp/crid/1572261548951975168","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Leakage mechanism and optimized conditions of Co salicide process for deep-submicron CMOS devices"}]},{"@id":"https://cir.nii.ac.jp/crid/1572543023928682496","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Novel Ultra Clean Salicide Technology Using Double Titanium Deposited Silicide (DTD) Process for 0.1 μm Gate Electrode"}]},{"@id":"https://cir.nii.ac.jp/crid/1572543023928684288","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"21 psec switching 0.1-μm-CMOS at room temperature using high performance Co salicide process"}]},{"@id":"https://cir.nii.ac.jp/crid/1572543023928685568","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A NiSi Salicide Technology for Advanced Logic Devices"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824498905393024","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"CoSi_2 with low diode leakage and low sheet resistance at 0.065 μm gate length"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824498905395840","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A sub-0.18 μm gate length CMOS technology for high performance (1.5 V) and low power (1.0 V)"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824500503178880","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Disintegration of TiSi_2 on narrow poly-Si Lines at high tempratures"}]},{"@id":"https://cir.nii.ac.jp/crid/1572824501545160960","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Modeling of agglomeration in polycrystalline thin films : Application to TiSi_2 on a silicon substrate"}]},{"@id":"https://cir.nii.ac.jp/crid/1573105976509981952","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A silicidation-induced process consideration for forming scale-down silicided junction"}]},{"@id":"https://cir.nii.ac.jp/crid/1573387448858815616","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A new salicide process (PASET) for sub-half micron CMOS"}]},{"@id":"https://cir.nii.ac.jp/crid/1573387448858818048","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A comparative study of leakage mechanism of Co and Ni salicide processes"}]},{"@id":"https://cir.nii.ac.jp/crid/1573668923835528832","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Effect of Cap-Metals on Co Salicide Process"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950398812235648","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A high performance 0.25 μm logic technology optimized for 1.8 V operation"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950398812237312","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A high-performance 0.08 μm CMOS"}]}],"dataSourceIdentifier":[{"@type":"NDL_SEARCH","@value":"oai:ndlsearch.ndl.go.jp:R000000004-I4436456"},{"@type":"CIA","@value":"110003314941"}]}