{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1570009752557232384.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"NAID","@value":"110003213908"}}],"dc:title":[{"@language":"en","@value":"Test Sequence Generation for Test Time Reduction of IDDQ Testing"}],"dc:language":"en","description":[{"type":"abstract","notation":[{"@language":"en","@value":"In this paper, test time reduction for IDDQ testing is discussed. Although IDDQ testing is known to be effective to detect faults in CMOS circuit, test time of IDDQ testing is larger than that of logic testing since supply current is measured after a circuit is in its quiescent state. It is shown by simulation that test time of IDDQ test mostly depends on switching current. A procedure to modify test vectors and a procedure to arrange test vectors are presented for reducing the test time of IDDQ testing. A test sequence is modified such that switching current quickly disappears. The procedure utilizes a unit delay model to estimate the time of the last transition of logic value from L to H in a circuit. Experimental results for benchmark circuits show the effectiveness of the procedure."}]}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1420001326236972544","@type":"Researcher","personIdentifier":[{"@type":"KAKEN_RESEARCHERS","@value":"90304550"},{"@type":"NRID","@value":"1000090304550"},{"@type":"NRID","@value":"9000001380625"},{"@type":"NRID","@value":"9000397688444"},{"@type":"NRID","@value":"9000397688747"},{"@type":"NRID","@value":"9000240084890"},{"@type":"NRID","@value":"9000375905614"},{"@type":"NRID","@value":"9000405639364"},{"@type":"NRID","@value":"9000398272503"},{"@type":"NRID","@value":"9000021679661"},{"@type":"NRID","@value":"9000361254567"},{"@type":"NRID","@value":"9000398279189"},{"@type":"NRID","@value":"9000399514790"},{"@type":"NRID","@value":"9000397688428"},{"@type":"NRID","@value":"9000240076710"},{"@type":"NRID","@value":"9000345287809"},{"@type":"NRID","@value":"9000399515231"},{"@type":"NRID","@value":"9000406308626"},{"@type":"NRID","@value":"9000414221096"},{"@type":"RESEARCHMAP","@value":"https://researchmap.jp/read0054346"}],"foaf:name":[{"@language":"en","@value":"YOTSUYANAGI Hiroyuki"}],"jpcoar:affiliationName":[{"@language":"en","@value":"Faculty of Engineering, University of Tokushima"}]},{"@id":"https://cir.nii.ac.jp/crid/1420282801207994752","@type":"Researcher","personIdentifier":[{"@type":"KAKEN_RESEARCHERS","@value":"40164777"},{"@type":"NRID","@value":"1000040164777"},{"@type":"NRID","@value":"9000004798566"},{"@type":"NRID","@value":"9000280297320"},{"@type":"NRID","@value":"9000309984236"},{"@type":"NRID","@value":"9000240084891"},{"@type":"NRID","@value":"9000009184173"},{"@type":"NRID","@value":"9000377384959"},{"@type":"NRID","@value":"9000107320430"},{"@type":"NRID","@value":"9000242113212"},{"@type":"NRID","@value":"9000264275368"},{"@type":"NRID","@value":"9000406165004"},{"@type":"NRID","@value":"9000256074250"},{"@type":"NRID","@value":"9000256074550"},{"@type":"NRID","@value":"9000388461766"},{"@type":"NRID","@value":"9000375905616"},{"@type":"NRID","@value":"9000256072957"},{"@type":"NRID","@value":"9000107322524"},{"@type":"NRID","@value":"9000107318341"},{"@type":"NRID","@value":"9000107316154"},{"@type":"NRID","@value":"9000021679663"},{"@type":"NRID","@value":"9000361254568"},{"@type":"NRID","@value":"9000308048607"},{"@type":"NRID","@value":"9000406165700"},{"@type":"NRID","@value":"9000377386393"},{"@type":"NRID","@value":"9000280297326"},{"@type":"NRID","@value":"9000280546608"},{"@type":"NRID","@value":"9000240076688"},{"@type":"NRID","@value":"9000256072881"},{"@type":"NRID","@value":"9000008219695"},{"@type":"NRID","@value":"9000264275395"},{"@type":"NRID","@value":"9000397688427"},{"@type":"NRID","@value":"9000317556545"},{"@type":"NRID","@value":"9000001207172"},{"@type":"NRID","@value":"9000265568106"},{"@type":"NRID","@value":"9000345260508"},{"@type":"NRID","@value":"9000240076713"},{"@type":"NRID","@value":"9000017682782"},{"@type":"NRID","@value":"9000280297323"},{"@type":"NRID","@value":"9000262057063"},{"@type":"NRID","@value":"9000345287807"},{"@type":"NRID","@value":"9000411080998"},{"@type":"NRID","@value":"9000256074153"},{"@type":"NRID","@value":"9000016704371"},{"@type":"NRID","@value":"9000406308627"},{"@type":"NRID","@value":"9000242085211"},{"@type":"NRID","@value":"9000107315165"},{"@type":"NRID","@value":"9000414221097"},{"@type":"RESEARCHMAP","@value":"https://researchmap.jp/MHashiz"}],"foaf:name":[{"@language":"en","@value":"HASHIZUME Masaki"}],"jpcoar:affiliationName":[{"@language":"en","@value":"Faculty of Engineering, University of Tokushima"}]},{"@id":"https://cir.nii.ac.jp/crid/1580009752557232384","@type":"Researcher","foaf:name":[{"@language":"en","@value":"TAMESADA Takeomi"}],"jpcoar:affiliationName":[{"@language":"en","@value":"Faculty of Engineering, University of Tokushima"}]}],"publication":{"publicationIdentifier":[{"@type":"ISSN","@value":"09168532"},{"@type":"NCID","@value":"AA10826272"}],"prism:publicationName":[{"@language":"en","@value":"IEICE transactions on information and systems"}],"dc:publisher":[{"@value":"一般社団法人電子情報通信学会"},{"@language":"en","@value":"The Institute of Electronics, Information and Communication Engineers"}],"prism:publicationDate":"2004-03-01","prism:volume":"87","prism:number":"3","prism:startingPage":"537","prism:endingPage":"543"},"foaf:topic":[{"@id":"https://cir.nii.ac.jp/all?q=IDDQ%20testing","dc:title":"IDDQ testing"},{"@id":"https://cir.nii.ac.jp/all?q=bridging%20faults","dc:title":"bridging faults"},{"@id":"https://cir.nii.ac.jp/all?q=switching%20current","dc:title":"switching current"},{"@id":"https://cir.nii.ac.jp/all?q=supply%20current%20test","dc:title":"supply current test"},{"@id":"https://cir.nii.ac.jp/all?q=CMOS%20circuits","dc:title":"CMOS circuits"},{"@id":"https://cir.nii.ac.jp/all?q=IDDQ%20testing","dc:title":"IDDQ testing"},{"@id":"https://cir.nii.ac.jp/all?q=bridging%20faults","dc:title":"bridging faults"},{"@id":"https://cir.nii.ac.jp/all?q=switching%20current","dc:title":"switching current"},{"@id":"https://cir.nii.ac.jp/all?q=supply%20current%20test","dc:title":"supply current test"},{"@id":"https://cir.nii.ac.jp/all?q=CMOS%20circuits","dc:title":"CMOS circuits"}],"relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1570291225196736512","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A high speed IDDQ sensor for low-voltage ICs"}]},{"@id":"https://cir.nii.ac.jp/crid/1571417125103577472","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Design of testing circuit and test generation for built-in current testing"}]},{"@id":"https://cir.nii.ac.jp/crid/1571698600080289152","@type":"Article","relationType":["cites"]},{"@id":"https://cir.nii.ac.jp/crid/1571698601637700864","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Circuit design for built-in current testing"}]},{"@id":"https://cir.nii.ac.jp/crid/1572543026201652864","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Iddq testing : A review"}]},{"@id":"https://cir.nii.ac.jp/crid/1573387449940553856","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"A test input sequence for test reduction of IDDQ testing"}]},{"@id":"https://cir.nii.ac.jp/crid/1573950399894126208","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"IDDQ sensing technique for high speed IDDQ testing"}]},{"@id":"https://cir.nii.ac.jp/crid/1574231874870837120","@type":"Article","relationType":["cites"],"jpcoar:relatedTitle":[{"@language":"en","@value":"High speed IDDQ test and its testability for process variation"}]}],"dataSourceIdentifier":[{"@type":"CIA","@value":"110003213908"}]}