{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1572543023987128832.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"NAID","@value":"10003046314"}}],"dc:title":[{"@language":"en","@value":"A one-million-circuit CMOS ASIC logic family"}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1582543023987128832","@type":"Researcher","foaf:name":[{"@language":"en","@value":"GREGOR R."}]}],"publication":{"prism:publicationName":[{"@language":"en","@value":"Proc. IEEE CICC 1993"}],"prism:startingPage":"23.1.1","prism:endingPage":"23.1.4"},"relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1570009752558280704","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@language":"en","@value":"Design of the Basic Cell and Metallized RAM for 0.5 μm CMOS Gate Array"}]}],"dataSourceIdentifier":[{"@type":"CIA","@value":"10003046314"}]}