{"@context":{"@vocab":"https://cir.nii.ac.jp/schema/1.0/","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc":"http://purl.org/dc/elements/1.1/","dcterms":"http://purl.org/dc/terms/","foaf":"http://xmlns.com/foaf/0.1/","prism":"http://prismstandard.org/namespaces/basic/2.0/","cinii":"http://ci.nii.ac.jp/ns/1.0/","datacite":"https://schema.datacite.org/meta/kernel-4/","ndl":"http://ndl.go.jp/dcndl/terms/","jpcoar":"https://github.com/JPCOAR/schema/blob/master/2.0/"},"@id":"https://cir.nii.ac.jp/crid/1573950400675094784.json","@type":"Article","productIdentifier":[{"identifier":{"@type":"NAID","@value":"10025261429"}}],"dc:title":[{"@language":"en","@value":"Low-V_t Small-offset Gated Preamplifier for Sub-1-V Gigabit DRAM Arrays"}],"creator":[{"@id":"https://cir.nii.ac.jp/crid/1583950400675094784","@type":"Researcher","foaf:name":[{"@language":"en","@value":"AKIYAMA Satoru"}]}],"publication":{"prism:publicationName":[{"@language":"en","@value":"International Solid-States Circuits Conference Digest of Technical Papers, Feb. 2009"}],"prism:publicationDate":"2009","prism:startingPage":"142","prism:endingPage":"143"},"relatedProduct":[{"@id":"https://cir.nii.ac.jp/crid/1520009407768010624","@type":"Article","relationType":["isCitedBy"],"jpcoar:relatedTitle":[{"@value":"大容量DRAMの技術動向とサブ1-V DRAM動作低しきい値高感度アンプ動的制御方式"},{"@language":"ja-Kana","@value":"ダイ ヨウリョウ DRAM ノ ギジュツ ドウコウ ト サブ 1 V DRAM ドウサ テイシキイチ コウカンド アンプ ドウテキ セイギョ ホウシキ"}]}],"dataSourceIdentifier":[{"@type":"CIA","@value":"10025261429"}]}