A Negative Word-Line Voltage Negatively-Incremental Erase Pulse Scheme with ΔV_<TH>=1/6ΔV_<ERASE> for Enterprise Solid-State Drive Application Ferroelectric-NAND Flash Memories
書誌事項
- タイトル
- A Negative Word-Line Voltage Negatively-Incremental Erase Pulse Scheme with ΔV_<TH>=1/6ΔV_<ERASE> for Enterprise Solid-State Drive Application Ferroelectric-NAND Flash Memories
- 著者
- T.Hatanaka, R.Yajima, M.Takahashi, S.Sakai, K.Takeuchi
収録刊行物
-
- Japanese Journal of Applied Physics
-
Japanese Journal of Applied Physics 49 2010
