- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Knowledge Graph Search feature is available on CiNii Labs
- 【Updated on June 30, 2025】Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
Low-Power VLSI Implementation by NMOS 4-Phase Dynamic Logic
Bibliographic Information
- Other Title
-
- 低消費電力化
Search this article
Description
An nMOS 4-phase dynamic logic scheme is described which is intended mainly to achieve low-power consumption. In this scheme the short-circuit current of a logic gate iseliminated and moreover the capacitive load of the gate is reduced to almost half as compared with the corresponding CMOS gate resulting in enhancing the power reduction and shortening the gate delay. A new layout concept of {?it Array Cell }(AC) is introduced which contains (M$?times$N)+2 transistors to construct a logic gate and isused for the basic logic component in the nMOS 4-phase dynamic logic scheme. The regular structure of the AC contributes much toward the reduction oftotal layout area.Moreover a clock generator dedicated to generating four types ofclock signals is devised for reducing the complexity of clock distribution.A number of experimental results of logic modules are also shown to demonstrate that not only the low-power dissipation but also the highdensity can be attained.
An nMOS 4-phase dynamic logic scheme is described, which is intended mainly to achieve low-power consumption. In this scheme, the short-circuit current of a logic gate iseliminated, and moreover, the capacitive load of the gate is reduced to almost half as compared with the corresponding CMOS gate,resulting in enhancing the power reduction and shortening the gate delay. A new layout concept of {\it Array Cell }(AC) is introduced, which contains (M$\times$N)+2 transistors to construct a logic gate, and isused for the basic logic component in the nMOS 4-phase dynamic logic scheme. The regular structure of the AC contributes much toward the reduction oftotal layout area.Moreover, a clock generator dedicated to generating four types ofclock signals is devised for reducing the complexity of clock distribution.A number of experimental results of logic modules are also shown to demonstrate that not only the low-power dissipation but also the highdensity can be attained.
Journal
-
- 情報処理学会論文誌
-
情報処理学会論文誌 41 (4), 899-907, 2000-04-15
東京 : 情報処理学会
- Tweet
Keywords
Details 詳細情報について
-
- CRID
- 1050001337885280256
-
- NII Article ID
- 110002725296
-
- NII Book ID
- AN00116647
-
- ISSN
- 18827764
- 03875806
-
- NDL BIB ID
- 5344934
-
- Text Lang
- en
-
- Article Type
- journal article
-
- Data Source
-
- IRDB
- NDL Search
- CiNii Articles