Clock Recovery Circuit with Wideband Input Bitrate Range

IR (HANDLE) Web Site 7 References Open Access

Bibliographic Information

Other Title
  • 広い入力ビットレート範囲をもつクロックリカバリ回路
  • ヒロイ　ニュウリョク　ビットレート　ハンイ　ヲ　モツ　クロック　リカバリ　カイロ

Search this article

Description

We propose a clock recovery circuit covering a wide range of input bitrate. The circuit implements VCO osillating at the input bitrate multiplied by OSR (over-sampling ratio) and PFD (phase/frequency detector) driven at the VCO clock rate. Under the data sequence with a given maximum CID (Consecutive Identical Digits) length, simulation results proved that the PFD to monitor CID length prevents the circuit from locking at a false frequency. Maximum CID length and OSR causes nonidealities of the circuit, where higher OSR leads to better maximum absolute phase error and higher maximum CID length demands smaller allowable jitter generation. Numerical simulation revealed that the proposed circuit locks at the frequcency associated with input bitrate of 100 k 〜10 Mbit/s even if the initial frequencies of the VCO are far from the final locked one.

Journal

References(7)*help

See more

Keywords

Details 詳細情報について

Report a problem

Back to top