Bibliographic Information
- Other Title
-
- FPGA を使った論理回路用実験装置
- FPGA オ ツカッタ ロンリ カイロヨウ ジッケン ソウチ
Search this article
Abstract
An equipment for logic design laboratory was developed using an FPGA (Field ProgrammableGate Array). By meas of CAD (Computer-Aided Design) software along with the equipment,students can perform experiments for designing and implementing real hardware circuits by wiringlogic symbols. The equipment we call FPGA Logic Trainer has several advantages such that misconnectionsdue to broken wires do not occur, and erroneous designs by students can never crashthe equipment. It is compact and inexpensive, in spite of accomodating a large number of gatesenough for implementing large-scale logic circuts. In this paper, we describe the development ofthe FPGA Logic Trainer, present an example of the experiments using the equipment, and evaulateit as a logic design laboratory tool.
Journal
-
- 電気通信大学紀要
-
電気通信大学紀要 15 (2), 215-218, 2003-01-31
電気通信大学
- Tweet
Details 詳細情報について
-
- CRID
- 1050282677901234304
-
- NII Article ID
- 110000491097
-
- NII Book ID
- AN10016842
-
- ISSN
- 09150935
-
- NDL BIB ID
- 6592904
-
- Text Lang
- ja
-
- Article Type
- departmental bulletin paper
-
- Data Source
-
- IRDB
- NDL
- CiNii Articles