Bibliographic Information
- Other Title
-
- 3次元型トランジスタを用いたLSIの設計法
- 3ジゲンガタ トランジスタ オ モチイタ LSI ノ セッケイホウ
Search this article
Description
Design technology of LSI such as system LSI ana memory using 3 dimensional transistors has been described. By using 3 dimensional transistors, FinFET, double gate transistor and stacked double gate transistor, pattern area of logic gate and full adder circuit can be reduced drastically compared with that with conventional planar transistor. By using double gate transistor and Carbon Nano Tube transistor the reconfigurable circuit with many logic functions can be realized with small pattern area. Furthermore, staked NAND MRAM with 3 dimensional spin transistor has been newly proposed. This stacked NAND MRAM is a promising candidate which replaces currently available DRAM and NAND flash memory.
Journal
-
- Memoirs of Shonan Institute of Technology
-
Memoirs of Shonan Institute of Technology 47 (1), 45-69, 2013-03-31
湘南工科大学
- Tweet
Details 詳細情報について
-
- CRID
- 1050282812549027456
-
- NII Article ID
- 120005538671
- 110009576131
-
- NII Book ID
- AN10400308
-
- ISSN
- 09192549
-
- NDL BIB ID
- 024467223
-
- Text Lang
- ja
-
- Article Type
- departmental bulletin paper
-
- Data Source
-
- IRDB
- NDL
- CiNii Articles