- 【Updated on January 20, 2026】 Integration of CiNii Books into CiNii Research
- Trial version of CiNii Research Knowledge Graph Search feature is available on CiNii Labs
- 【Updated on November 26, 2025】Regarding the recording of “Research Data” and “Evidence Data”
- Incorporated Jxiv preprints from JaLC and adding coverage from NDL Search
Low-Power Half-Flux-Quantum based Counter Circuits for Cryogenic Quantum Computers
-
- Matsumoto, Yuki
- Kyushu University
-
- Tanimoto, Teruo
- Research Institute for Information Technology, Kyushu University
-
- Tanaka, Masamitsu
- Department of Electronics, Nagoya University
-
- Ono, Takatsugu
- Department of Advanced Information Technology, Kyushu University
Bibliographic Information
- Published
- 2025-01-10
- Resource Type
- conference paper
- Rights Information
-
- © 2024 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
- Publisher
- IEEE
Description
The number of bits in quantum computers needs to be increased since large problems must be solved to achieve quantum acceleration. Superconducting qubits are the most advanced qubit devices currently available. A method has been proposed to place a quantum-classical interface on a 4 K stage to ensure scalability. The practical implications of a simple counter circuit in the interface and its role in processing the qubit read results have been demonstrated. A method is needed for configuring a counter circuit with low power consumption to improve scalability. In this paper, we design a novel counter circuit using the Half-Flux Quantum (HFQ) technology. This technology operates in cryogenic environments and has lower power consumption than the Single-Flux Quantum (SFQ) tech-nology. In addition, we conducted a comparative evaluation of circuits dedicated to the NISQ algorithm using SFQ and equivalent circuits implemented using HFQ. Assuming the same power consumption technology applicable to SFQ can be applied to HFQ, we found that the proposed HFQ-based counter circuit can reduce the power consumption by up to 97%.
- Tweet
Keywords
Details 詳細情報について
-
- CRID
- 1050304018147583872
-
- HANDLE
- 2324/7347452
-
- Text Lang
- en
-
- Article Type
- conference paper
-
- Data Source
-
- IRDB