Low-capture-power test generation for scan-based at-speed testing

DOI 機関リポジトリ 機関リポジトリ (HANDLE)

書誌事項

タイトル別名
  • Low-Capture-Power Test Generation for Scan-Based At-Speed Testing

この論文をさがす

説明

Scan-based at-speed testing is a key technology to guarantee timing-related test quality in the deep submicron era. However, its applicability is being severely challenged since significant yield loss may occur from circuit malfunction due to excessive IR drop caused by high power dissipation when a test response is captured. This paper addresses this critical problem with a novel low-capture-power X-filling method of assigning 0's and 1's to unspecified (X) bits in a test cube obtained during ATPG. This method reduces the circuit switching activity in capture mode and can be easily incorporated into any test generation flow to achieve capture power reduction without any area, timing, or fault coverage impact. Test vectors generated with this practical method greatly improve the applicability of scan-based at-speed testing by reducing the risk of test yield loss

収録刊行物

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ