A Hardware-Oriented Echo State Network and its FPGA Implementation

DOI IR IR (HANDLE) 3 Citations Open Access

Bibliographic Information

Other Title
  • A hardware-oriented echo state network and its FPGA implementation

Search this article

Description

This paper proposes implementation of an Echo State Network (ESN) to Field Programmable Gate Array (FPGA). The proposed method is able to reduce hardware resources by using fixed-point operation, quantization of weights, which includes accumulate operations and efficient dataflow modules. The performance of the designed circuit is verified via experiments including prediction of sine and cosine waves. Experimental result shows that the proposed circuit supports to 200 MHz of operation frequency and facilitates faster computing of the ESN algorithm compared with a central processing unit.

Journal

Citations (3)*help

See more

Related Projects

See more

Keywords

Details 詳細情報について

Report a problem

Back to top