A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD applications

収録刊行物

• 2010 IEEE International Solid-State Circuits Conference - (ISSCC)

  2010 IEEE International Solid-State Circuits Conference - (ISSCC) 2010-02

  IEEE