Graphene and Thin-Film Semiconductor Heterojunction Transistors Integrated on Wafer Scale for Low-Power Electronics

  • Jinseong Heo
    Samsung Advanced Institute of Technology, Samsung Electronics Co., 97 Samsung2-ro, Giheung-gu, Yongin-si, Gyeonggi-do 446-712, Korea
  • Kyung-Eun Byun
    Samsung Advanced Institute of Technology, Samsung Electronics Co., 97 Samsung2-ro, Giheung-gu, Yongin-si, Gyeonggi-do 446-712, Korea
  • Jaeho Lee
    Samsung Advanced Institute of Technology, Samsung Electronics Co., 97 Samsung2-ro, Giheung-gu, Yongin-si, Gyeonggi-do 446-712, Korea
  • Hyun-Jong Chung
    Samsung Advanced Institute of Technology, Samsung Electronics Co., 97 Samsung2-ro, Giheung-gu, Yongin-si, Gyeonggi-do 446-712, Korea
  • Sanghun Jeon
    Samsung Advanced Institute of Technology, Samsung Electronics Co., 97 Samsung2-ro, Giheung-gu, Yongin-si, Gyeonggi-do 446-712, Korea
  • Seongjun Park
    Samsung Advanced Institute of Technology, Samsung Electronics Co., 97 Samsung2-ro, Giheung-gu, Yongin-si, Gyeonggi-do 446-712, Korea
  • Sungwoo Hwang
    Samsung Advanced Institute of Technology, Samsung Electronics Co., 97 Samsung2-ro, Giheung-gu, Yongin-si, Gyeonggi-do 446-712, Korea

収録刊行物

  • Nano Letters

    Nano Letters 13 (12), 5967-5971, 2013-11-25

    American Chemical Society (ACS)

被引用文献 (1)*注記

もっと見る

詳細情報 詳細情報について

問題の指摘

ページトップへ