Regenerative and reconfigurable all-optical logic gates for ultra-fast applications

  • A. Bogoni
    Photonic Networks National Lab., Via Cisanello 145, Pisa, 56124, Italy
  • L. Potì
    Photonic Networks National Lab., Via Cisanello 145, Pisa, 56124, Italy
  • R. Proietti
    CEIRC–Scuola Superiore Sant'Anna, Via Moruzzil, Pisa, 56124, Italy
  • G. Meloni
    CEIRC–Scuola Superiore Sant'Anna, Via Moruzzil, Pisa, 56124, Italy
  • F. Ponzini
    CEIRC–Scuola Superiore Sant'Anna, Via Moruzzil, Pisa, 56124, Italy
  • P. Ghelfi
    Photonic Networks National Lab., Via Cisanello 145, Pisa, 56124, Italy

書誌事項

公開日
2005-03-31
DOI
  • 10.1049/el:20058010
公開者
Institution of Engineering and Technology (IET)

この論文をさがす

収録刊行物

  • Electronics Letters

    Electronics Letters 41 (7), 435-436, 2005-03-31

    Institution of Engineering and Technology (IET)

被引用文献 (4)*注記

もっと見る

詳細情報 詳細情報について

問題の指摘

ページトップへ