Optimal allocation of on-chip memory for multiple-API operating systems

DOI Web Site 被引用文献3件
  • D. Nagle
    Department of Electrical Engineering and Computer Science, University of Michigan
  • R. Uhlig
    Department of Electrical Engineering and Computer Science, University of Michigan
  • T. Mudge
    Department of Electrical Engineering and Computer Science, University of Michigan
  • S. Sechrest
    Department of Electrical Engineering and Computer Science, University of Michigan

抄録

<jats:p> The allocation of die area to different processor components is a central issue in the design of single-chip microprocessors. Chip area is occupied by both core execution logic, such as ALU and FPU datapaths, and memory structures, such as caches, TLBs, and write buffers. This work focuses on the allocation of die area to memory structures through a cost/benefit analysis. The cost of memory structures with different sizes and associativities is estimated by using an established area model for on-chip memory. The performance benefits of selecting a given structure are measured through a collection of methods including on-the-fly hardware monitoring, trace-driven simulation and kernel-based analysis. Special consideration is given to operating systems that support multiple application programming interfaces (APIs), a software trend that substantially affects on-chip memory allocation decisions. <jats:bold>Results:</jats:bold> Small adjustments in cache and TLB design parameters can significantly impact overall performance. Operating systems that support multiple APIs, such as Mach 3.0, increase the relative importance of on-chip instruction caches and TLBs when compared against single-APl systems such as Ultrix. </jats:p>

収録刊行物

被引用文献 (3)*注記

もっと見る

詳細情報 詳細情報について

問題の指摘

ページトップへ