Inversion mode n-channel GaAs field effect transistor with high-k/metal gate

  • J. P. de Souza
    IBM Thomas J. Watson Research Center 1 , Yorktown Heights, New York 10598, USA
  • E. Kiewra
    IBM Thomas J. Watson Research Center 1 , Yorktown Heights, New York 10598, USA
  • Y. Sun
    IBM Thomas J. Watson Research Center 1 , Yorktown Heights, New York 10598, USA
  • A. Callegari
    IBM Thomas J. Watson Research Center 1 , Yorktown Heights, New York 10598, USA
  • D. K. Sadana
    IBM Thomas J. Watson Research Center 1 , Yorktown Heights, New York 10598, USA
  • G. Shahidi
    IBM Thomas J. Watson Research Center 1 , Yorktown Heights, New York 10598, USA
  • D. J. Webb
    IBM Zürich Research Laboratory 2 , CH-8803 Rüschlikon, Switzerland
  • J. Fompeyrine
    IBM Zürich Research Laboratory 2 , CH-8803 Rüschlikon, Switzerland
  • R. Germann
    IBM Zürich Research Laboratory 2 , CH-8803 Rüschlikon, Switzerland
  • C. Rossel
    IBM Zürich Research Laboratory 2 , CH-8803 Rüschlikon, Switzerland
  • C. Marchiori
    IBM Zürich Research Laboratory 2 , CH-8803 Rüschlikon, Switzerland

書誌事項

公開日
2008-04-14
DOI
  • 10.1063/1.2912027
公開者
AIP Publishing

この論文をさがす

説明

<jats:p>Highly effective passivation of GaAs surface is achieved by a thin amorphous Si (a-Si) cap, deposited by plasma enhanced chemical vapor deposition method. Capacitance voltage measurements show that carrier accumulation or inversion layer is readily formed in response to an applied electrical field when GaAs is passivated with a-Si. High performance inversion mode n-channel GaAs metal-oxide-semiconductor field-effect transistors (MOSFETs) were fabricated with an a-Si/high-k/metal gate stack. Drain current in saturation region of 220mA∕mm with a mobility of 885cm2∕Vs were obtained at a gate overdrive voltage of 3.25V in MOSFETs with 5μm gate length.</jats:p>

収録刊行物

被引用文献 (5)*注記

もっと見る

詳細情報 詳細情報について

問題の指摘

ページトップへ