A 120-GHz Transmitter and Receiver Chipset with 9-Gbps Data Rate Using 65-nm CMOS Technology

DOI DOI PDF Web Site BIBCODE 被引用文献3件 参考文献39件

この論文をさがす

説明

The design and measured results of a 120-GHz transmitter and receiver chipset are described in this paper. A simple on-off keying (OOK) modulation is adopted for low power consumption. The proposed transmitter and receiver are fabricated using 65-nm CMOS technology. The current consumption of the transmitter and receiver are 19.2mA and 48.2mA respectively. A 9-Gbps PRBS is successfully transferred from the transmitter to the receiver with the bit error rate less than 10-9.

収録刊行物

被引用文献 (3)*注記

もっと見る

参考文献 (39)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ