- 【Updated on May 12, 2025】 Integration of CiNii Dissertations and CiNii Books into CiNii Research
- Trial version of CiNii Research Automatic Translation feature is available on CiNii Labs
- Suspension and deletion of data provided by Nikkei BP
- Regarding the recording of “Research Data” and “Evidence Data”
High-Throughput Message Digest (MD5) Design and Simulation-Based Power Estimation Using Unfolding Transformation
-
- Suhaili Shamsiah binti
- Faculty of Engineering, Universiti Malaysia Sarawak
-
- Watanabe Takahiro
- Graduate School of Information, Production and Systems, Waseda University
Search this article
Description
The high throughput of the cryptographic hash function has become an important aspect of the hardware implementation of security system design. There are several methods that can be used to improve the throughput performance of MD5 design. In this paper, four types of MD5 design were proposed: MD5 iterative design, MD5 unfolding design, MD5 unfolding with 4 stages of pipelining design and MD5 unfolding with 32 stages of pipelining design. The results indicated that MD5 unfolding with 32 stages pipelining of design provides a high throughput compared with other MD5 designs. By using an unfolding transformation factor of 2, the number of cycles of MD5 design was reduced from 64 to 32. All the proposed designs were successfully designed using Verilog code and simulated using ModelSim. The throughput of MD5 unfolding with 32 stages of pipelining design was increased significantly to 137.97 Gbps, and the power of this MD5 unfolding with 32 stages of pipelining was 750.99 mW. Therefore, it is suggested that an unfolding transformation with a high performance pipelining are applied to MD5 hash function design in order to produce an embedded security system design. This paper is expected to be for improving the maximum frequency and the throughput of MD5 design. Thus, by increasing the number of stages in MD5 unfolding design, the performance of MD5 designs can be improved significantly.
Journal
-
- Journal of Signal Processing
-
Journal of Signal Processing 21 (6), 233-238, 2017
Research Institute of Signal Processing, Japan
- Tweet
Keywords
Details 詳細情報について
-
- CRID
- 1390001204463025152
-
- NII Article ID
- 130006201529
-
- ISSN
- 18801013
- 13426230
-
- Text Lang
- en
-
- Data Source
-
- JaLC
- Crossref
- CiNii Articles
- OpenAIRE
-
- Abstract License Flag
- Disallowed