-
- Fan Ke
- Graduate School of Information, Production and Systems, Waseda University
-
- Chen Kui-Ting
- Research Center of Information, Production and Systems, Waseda University
-
- Wang Peikun
- Graduate School of Information, Production and Systems, Waseda University
-
- Baba Takaaki
- Graduate School of Information, Production and Systems, Waseda University
説明
In many nonlinear applications, hardware architectures for the particle swarm optimization (PSO) algorithm are implemented to obtain the optimum solution. However, the conventional hardware implementation is inefficient when the arithmetic equations in the application become complex. To overcome this problem, this paper presents a two-level pipeline structure for the PSO algorithm based on field-programmable gate array (FPGA) technology. The proposed hardware employs two novel features. First, a generic particle calculation block (GPCB) is adopted to support different kinds of PSO algorithm. Second, a twolevel pipeline approach is adopted, which helps to increase the calculation speed of the proposed hardware. The experimental results demonstrate that the proposed architecture achieves higher performance than conventional hardware.
収録刊行物
-
- 信号処理
-
信号処理 19 (4), 115-118, 2015
信号処理学会
- Tweet
詳細情報 詳細情報について
-
- CRID
- 1390001204463409152
-
- NII論文ID
- 130005090472
-
- ISSN
- 18801013
- 13426230
-
- 本文言語コード
- en
-
- データソース種別
-
- JaLC
- Crossref
- CiNii Articles
-
- 抄録ライセンスフラグ
- 使用不可