A Survey of High-level Synthesis Languages and Synthesizers for FPGAs

DOI Web Site 48 References

Bibliographic Information

Other Title
  • FPGA向けの高位合成言語と処理系の研究動向
  • FPGA ムケ ノ コウイ ゴウセイ ゲンゴ ト ショリケイ ノ ケンキュウ ドウコウ

Search this article

Abstract

Due to available of large FPGAs, FPGAs are used for implementing not only simple hardware logics, but also complicated algorithms. By the reason, FPGAs are pointed out as execution platforms of program. Although RLT design is widely used for development hardware logic on FPGA, the RTL design for a complicated algorithm is an inconvenient and time-consuming approach. Therefore, high-level synthesis languages (HLSLs) are desired to design hardware in a higher abstraction level than RTL. HLSLs are needed to ease hardware design, to decrease verification, and to exploit the performance of the FPGA. This paper surveys HLSLs and high-level synthesizers.

Journal

  • Computer Software

    Computer Software 30 (1), 1_76-1_84, 2013

    Japan Society for Software Science and Technology

References(48)*help

See more

Details 詳細情報について

Report a problem

Back to top