半導体製造工程におけるロット処理順序の計画方法

DOI Web Site 被引用文献1件 参考文献17件

書誌事項

タイトル別名
  • Scheduling Method of Lot Operating Sequence in Semiconductor Fabrication
  • ハンドウタイ セイゾウ コウテイ ニ オケル ロット ショリ ジュンジョ ノ

この論文をさがす

抄録

This paper discusses the lot scheduling method in a semiconductor fabrication, which is a typical repetitive production process. As for the algorithm to schedule lot operating sequence, simulated annealing (SA) method is applied to this scheduling formulated in the combinatorial optimization problem between machines and silicon wafer lots. To accelerate convergence of SA computation keeping up the solution quality, a new technique for reduction of the problem size and improvement of neighborhood creation are developed. Moreover, in our system, material flow in every process is simulated to consider not only the lot inventory but also the future lot arrival.

収録刊行物

被引用文献 (1)*注記

もっと見る

参考文献 (17)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ