Design of the ultra low-power synchronizer using ADCL buffer for adiabatic logic

Abstract

The adiabatic dynamic CMOS logic (ADCL) has been studied to reduce the power dissipation in conventional CMOS logic. The clock signal of logic circuits should be synchronized with the AC power source to maintain adiabatic charging/discharging with low power for the ADCL. In this paper, an ultra low-power synchronizer using ADCL buffer is proposed. The ADCL buffer has been designed using features of automatic synchronization between AC signal and output of gate stage. Power consumptions of the proposed ADCL synchronizer are found to be 99.4nW at best case and 109.8nW at worst case, when AC signal and clock frequencies are 110MHz and 10MHz, respectively.

Journal

  • IEICE Electronics Express

    IEICE Electronics Express 9 (20), 1576-1585, 2012

    The Institute of Electronics, Information and Communication Engineers

Citations (3)*help

See more

References(6)*help

See more

Details 詳細情報について

Report a problem

Back to top