Vernier ring based pre-bond through silicon vias test in 3D ICs

  • Ni Tianming
    School of Electronic Science & Applied Physics, Hefei University of Technology
  • Nie Mu
    School of Computer and Information, Hefei University of Technology
  • Liang Huaguo
    School of Electronic Science & Applied Physics, Hefei University of Technology School of Computer and Information, Hefei University of Technology
  • Bian Jingchang
    School of Electronic Science & Applied Physics, Hefei University of Technology
  • Xu Xiumin
    School of Electronic Science & Applied Physics, Hefei University of Technology
  • Fang Xiangsheng
    School of Computer and Information, Hefei University of Technology Department of Information Project, Anhui Institute of Economic Management
  • Huang Zhengfeng
    School of Electronic Science & Applied Physics, Hefei University of Technology
  • Wen Xiaoqing
    Department of Creative Informatics, Kyushu Institute of Technology

Search this article

Description

<p>Defects in TSV will lead to variations in the propagation delay of the net connected to the faulty TSV. A non-invasive Vernier Ring based method for TSV pre-bond testing is proposed to detect resistive open and leakage faults. TSVs are used as capacitive loads of their driving gates, then time interval compared with the fault-free TSVs will be detected. The time interval can be detected with picosecond level resolution, and digitized into a digital code to compare with an expected value of fault-free. Experiments on fault detection are presented through HSPICE simulations using realistic models for a 45 nm CMOS technology. The results show the effectiveness in the detection of time interval 10 ps, resistive open defects 0.2 kΩ above and equivalent leakage resistance less than 18 MΩ. Compared with existing methods, detection precision, area overhead, and test time are effectively improved, furthermore, the fault degree can be digitalized into digital code.</p>

Journal

  • IEICE Electronics Express

    IEICE Electronics Express 14 (18), 20170590-20170590, 2017

    The Institute of Electronics, Information and Communication Engineers

Citations (5)*help

See more

References(4)*help

See more

Details 詳細情報について

Report a problem

Back to top