-
- Suzuki Takashi
- Noge Electric Industries Co., Ltd.
-
- Tamura Toshio
- Noge Electric Industries Co., Ltd.
-
- Fujisaki Atsushi
- Noge Electric Industries Co., Ltd.
-
- Yaegashi Ryohei
- Noge Electric Industries Co., Ltd.
-
- Urashima Toshimasa
- Noge Electric Industries Co., Ltd.
-
- Yamada Tadaaki
- Noge Electric Industries Co., Ltd.
-
- Wakuda Yohei
- Noge Electric Industries Co., Ltd. Kanto Gakuin Universcity
-
- Ando Satoshi
- Phoeton Corporation
-
- Matsuno Akira
- Phoeton Corporation
-
- Koiwa Ichiro
- Kanto Gakuin Universcity
この論文をさがす
説明
A multi-chip module (MCM) was fabricated using an excimer laser driller and electro-plating. This method contributes to the interconnection properties of the MCM. First, a second chip with a thickness of 50 μm was mounted on a wafer that had been created by a wafer process, and polyimide with a thickness of about 100 μm was applied by a spin-coater to cover the mounted chips. Two types of via-holes, with depths of 50 and 100 μm, were formed by the excimer laser to connect the wafer and mounted chip pads. The excimer laser driller with a micro-lens array formed two types of via with diameters of about 30 μm simultaneously. Damage caused by the excimer laser irradiation was examined by direct laser irradiation of the FET transistor gate. Properties of the FET transistor did not change even after 500 pulses of 400 mJ/cm2 which is sufficient for via-hole formation. A micro-lens array was designed to shorten the via-hole formation time. After via-hole formation, a seed-layer of sputtered Ti and Cu films were necessary, followed by copper electro-deposition. Microscopy measurements confirmed that the seed-layers were uniformly formed from top to bottom of the via-hole. Generally the mixture of additives to complete the via-hole filling consists of brightener, leveler, and a suppressor. By controlling the leveler concentration, a via-hole with a diameter of 30 μm and a depth of 100 μm was perfectly filled by copper electroplating. In this way the multi-chip module was created by wafer-level chip size technologies (W-CSP) using an excimer laser driller.
収録刊行物
-
- Transactions of The Japan Institute of Electronics Packaging
-
Transactions of The Japan Institute of Electronics Packaging 1 (1), 5-8, 2008
一般社団法人エレクトロニクス実装学会
- Tweet
詳細情報 詳細情報について
-
- CRID
- 1390001205314299520
-
- NII論文ID
- 130000254816
-
- COI
- 1:CAS:528:DC%2BD1MXivVKis7g%3D
-
- ISSN
- 18848028
- 18833365
-
- 本文言語コード
- en
-
- データソース種別
-
- JaLC
- Crossref
- CiNii Articles
-
- 抄録ライセンスフラグ
- 使用不可