Analysis and PCB Design of Class D Inverter for Wireless Power Transfer Systems Operating at 13.56MHz
-
- Trung Nguyen Kien
- Graduate School of Engineering and Science, Shibaura Institute of Technology
-
- Ogata Takuya
- Graduate School of Engineering and Science, Shibaura Institute of Technology
-
- Tanaka Shinichi
- Graduate School of Engineering and Science, Shibaura Institute of Technology
-
- Akatsu Kan
- Graduate School of Engineering and Science, Shibaura Institute of Technology
Search this article
Abstract
This paper presents the analysis and PCB design of a class D inverter for wireless power transfer systems operating at 13.56MHz. The effects of parasitic inductance on the switching performance of MOSFETs, transfer efficiency of WPT systems, and power loss are analyzed. At high frequencies, the print circuit board (PCB) design is very critical because it control the parasitic elements on the circuit. This study proposes an improved PCB design that can provide a 23.4% decrease in parasitic inductance over the conventional PCB design.
Journal
-
- IEEJ Journal of Industry Applications
-
IEEJ Journal of Industry Applications 4 (6), 703-713, 2015
The Institute of Electrical Engineers of Japan